Title: VLSI design of a sixteen bit pipelined multiplier using three micron NMOS technology
Subjects: Electrical engineering