Title: System Verilog Assertions and Functional Coverage
Subjects: Computer engineering, Verilog (computer hardware description language)