Title: Specification and verification of gate-level VHDL models of synchronous and asynchronous circuits
Subjects: Hardware description languages, VHSIC (Circuits), Mathematical models, Program verification (Computers), Protocol (Computers)