ASIC Design and Synthesis
Subtitle: RTL Design Using Verilog
Publisher: Springer Singapore Pte. Limited; Springer
Published: 2022
Language: eng
Number of pages: 352
ISBN-13: 9789813346444