Gate sizing and buffer insertion methods for optimizing delay and power in CMOS and BiCMOS logic networks.
Published: 1995
Language: eng
Number of pages: 172