Open Verification Methodology Handbook
Subtitle: Creating Testbenches in SystemVerilog and SystemC
Publisher: Elsevier Science & Technology Books
Published: 2008
Language: eng
Number of pages: 400
ISBN-13: 9780123743985
Subjects: Electronic circuit design, data processing