RTL modeling with SystemVerilog for simulation and synthesis using SystemVerilog for ASIC and FPGA design
Publisher: Sutherland HDL; Createspace Independent Publishing Platform; CreateSpace Independent Publishing Platform
Published: 2017
Number of pages: 488
ISBN-13: 9781546776345
Description: xxxi, 453 pages : 23 cm