A VHDL simulator in a co-verification environment.
Series: VTT publications -- 355.; VTT julkaisuja -- 355.
Notes: SHORT ANALYTIC RECORD.