ASIC Design and Synthesis
Subtitle: RTL Design Using Verilog
Publisher: Springer Singapore Pte. Limited
Published: 2021
Language: eng
ISBN-13: 9789813346413