System Verilog for Verification
Edition: 1 edition
Publisher: Springer
Published: June 2006
Language: eng
Format: Hardcover
Number of pages: 400
ISBN-13: 9780387255712
Subjects: Engineering: general; Mathematics and Science; Technology; Computers - General Information; Science/Mathematics; Computer Engineering; Technology / Electronics / Circuits / General; Engineering - General