A gate-level timing model for SOI circuits.
Series: Canadian theses = -- Th`eses canadiennes
Publisher: National Library of Canada
Published: 2002
Place of publication: Ottawa
Language: eng
Notes: Thesis (M.A.Sc.) -- University of Toronto, 2002.