Verification issues of virtual components in system-on-a-chip (SOC) designs
By: Manfred Stadler
Contributors: Eidgenössische Technische Hochschule Zürich
Published: 2000
Place of publication: 2000
Language: eng
Notes: Thesis (doctoral)--ETH Zurich, 2000.

Summary in German.