Author: International Workshop on Stress Management for 3D ICs Using Through Silicon Vias (2010 Albany, N.Y.)