fishman/ctags — pull request #194 by vhda (2014-12-24 01:27:26+00:00)
Title: verilog: Ignore preprocessor macros in module port declaration

Support the following port declarations:

module mod (
`ifdef DEF
input wire a,
`else
input wire b,
`endif
output wire c
);