ucb-bar/chisel — pull request #350 by ucbjrl (2014-12-09 19:23:23+00:00)
Title: Apply require() to converted variable in emitLit().

Change #349 inadvertently broke Verilog generation by introducing negative literals that ran afoul of a require test. We assume this was due to an inadvertent typo in the test itself.