veripool/verilog-mode — pull request #1 by punzik (2014-07-28 09:41:59+00:00)
Title: Add automatically inserting apostrophe before bitwidth

Example: 1b -> 1'b. Very useful feature.