dygufa/verilog-compiler — pull request #3 by Gaabe (2014-07-26 06:01:30+00:00)
Title: Update wave_generator.py

Fixed logic ports returning boolean instead of integers