nhanvtran/VipramMezzFirmware — pull request #1 by sidjos (2014-05-07 17:06:54+00:00)
Title: 3 clock Load - Separated edges

When using the argument 0, the negedge of latch overlaps with negedge of data. This showed to produce unwanted spikes in simulations. Just separating them.