ucb-bar/chisel — pull request #192 by Dolu1990 (2014-04-19 17:09:34+00:00)
Title: Update FPGA.scala

Change hard coded clock to support multiple clock domaine