flycheck/flycheck — pull request #296 by dholm (2014-01-05 13:55:03+00:00)
Title: Add Verilog checker using Verilator

Support for syntax checking of Verilog code using Verilator, a free Verilog HDL
simulator. Two test cases are included, one for error messages and another for
warnings.