yangsu/sublime-vhdl — pull request #4 by alvaro-padierna (2013-12-23 13:19:12+00:00)
Title: Added two new snippets for the component declaration and instantiation.

The declaration and instantiation of nested VHDL blocks was not covered by the currently available snippets. With these two new snippets I try to cover that caveat.