damellis/attiny — pull request #37 by EUA (2013-10-17 02:04:27+00:00)
Title: PLL Clock settings for ATTinyx5

Added PLL configuration to archive 16Mhz on this MCUs without using XTAL.