maxnet/a10-meminfo — pull request #1 by oliv3r (2013-06-10 20:42:34+00:00)
Title: Don't assume anything

DDR runs from the PLL5 and has several option to be configured, just as
factor N, M and K. This patch probes all those registers to determine
the clock.