peteut/migen — comment on commit d3a3acb4f796550da416aec590923ed9e650853b
File: migen/fhdl/vhdl.py line 461
By peteut:

maintain correct order: clk, rst, ins, outs