Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework

Authors: zhihai  wang
jie  wang
qingyue  yang
yinqi  bai
xing  li
lei  chen
jianye  hao
mingxuan  yuan
bin  li
yongdong  zhang
feng  wu
Venue: NeurIPS_cc_2024_Conference
Published: 2024-05-15 14:51:29

Abstract: Logic Synthesis (LS) aims to generate an optimized logic circuit satisfying a given functionality, which generally consists of circuit translation and optimization. It is a challenging and fundamental combinatorial optimization problem in integrated circuit design. Traditional LS approaches rely on manually designed heuristics to tackle the LS task, while machine learning recently offers a promising approach towards next-generation logic synthesis by neural circuit generation and optimization. In this paper, we first revisit the application of differentiable neural architecture search (DNAS) methods to circuit generation and found from extensive experiments that existing DNAS methods struggle to exactly generate circuits, scale poorly to large circuits, and exhibit high sensitivity to hyper-parameters. Then we provide three major insights for these challenges from extensive empirical analysis: 1) DNAS tends to overfit to too many skip-connections, consequently wasting a significant portion of the network's expressive capabilities; 2) DNAS suffers from the structure bias between the network architecture and the circuit inherent structure, leading to inefficient search; 3) the learning difficulty of different input-output examples varies significantly, leading to severely imbalanced learning. To address these challenges in a systematic way, we propose a novel regularized triangle-shaped circuit network generation framework, which leverages our key insights for completely accurate and scalable circuit generation. Furthermore, we propose an evolutionary algorithm assisted by reinforcement learning agent restarting technique for efficient and effective neural circuit optimization. Extensive experiments on four different circuit benchmarks demonstrate that our method can precisely generate circuits with up to 1200 nodes. Moreover, our synthesized circuits significantly outperform the state-of-the-art results from several competitive winners in IWLS 2022 and 2023 competitions.

Main paper: 
 introduction: 
 Complex integrated circuits (ICs) can have billions of transistors, making purely human-based design impossible [1] . To tackle this problem, the IC industry relies on electronic design automation (EDA) tools [2] that progressively transform a high-level hardware design into a layout ready for IC fabrication. Logic synthesis (LS) is a fundamental step in EDA which aims to transform a behaviorallevel description of a design into an optimized gate-level circuit to minimize its delay and area. As LS is the first step in EDA tool-chains that yields the final IC layout, the quality of its output highly impacts the area, power, and performance of the final ICs [3, 4] .LS is a challenging N P-hard combinatorial optimization problem. Commercial and academic LS tools use sophisticated human-designed heuristics to approximately solve this task, often obtaining sub-optimal solutions. The synthesis of high-level designs to circuits is typically done as a direct translation of hardware description language code coupled with post-processing optimization. Recent works [5] [6] [7] have shown that there exists room for fusing these two steps with neural compiler architectures. Therefore, leveraging machine learning for direct neural circuit generation and optimization emerges as a significant direction towards next-generation LS.In this paper, we first revisit the application of differentiable neural architecture search (DNAS) methods to synthesize circuits from input-output examples [5, 8, 7] , which seems to offer a promising avenue towards neural circuit generation. Unfortunately, we found from extensive experiments that the existing method not only struggles to generate circuits precisely, particularly in large-scale circuits but also exhibits high sensitivity to hyperparameters. Through comprehensive empirical analysis, we summarize three key insights for these challenges. 1) DNAS suffers from the curse of skip-connections, tending to learn to too many skip-connections, which results in low utilization of the large network. 2) there is a discrepancy between DNAS and the inherent structure of circuits, leading to redundant search space and inefficient search. 3) the learning difficulties vary greatly across different input-output examples, resulting in a severe imbalance during the training process.To address these challenges in a systematic way, we propose a novel regularized triangle-shaped circuit network generation framework, namely T-Net, which leverages our key insights for completely accurate and scalable circuit generation. To further enhance our T-Net for logic synthesis, we propose an evolutionary algorithm assisted by reinforcement learning agent restarting technique for further efficient and effective neural circuit optimization. The efficient search and scalable circuit generation of our T-Net come from the following aspects. 1) Multi-Label Transformation of Training Data. To enhance the scalability, T-Net proposes to partition the input-output examples into several sub-datasets based on the Shannon decomposition theorem and merge these sub-datasets to transform the original single-label data into multi-label data with significantly reduced input data. Jointly learning circuit structures of transformed input-output examples also exploits inherent circuit functionality symmetry for logic sharing and reducing generated circuit size. 2) Triangle-Shaped Network Architecture. Based on the key observation that the circuit structure generally follows a triangle-shape, T-Net designs a Triangle-shaped network architecture, which significantly reduces the search space, instead of common square-shaped architectures. 3) Regularized Training Loss. To mitigate overfitting to many skip-connections, T-Net proposes an inner-architecture regularized loss to suppress excessive skip-connections. Moreover, T-Net further proposes a hardness-aware loss function to actively optimize hard input-output examples.We conducted extensive experiments on 18 circuits from four benchmarks. For circuit generation, our T-Net accurately generates large circuits with up to 1200 nodes, surpassing the state-of-the-art (SOTA) DNAS methods [5, 9] , while also producing much smaller circuits compared to traditional methods [10, 11] . Based on our generated compact circuits, our evolutionary algorithm further optimizes circuits, significantly outperforming not only traditional methods, but also SOTA approaches from several competitive winners in IWLS 2022 and 2023 competitions.We summarize our major contributions as follows. 1) An extensive analysis of the challenges inherent in applying Differentiable Neural Architecture Search (DNAS) for neural circuit generation was conducted, leading to three key underlying insights. 2) Leveraging these key insights, we developed T-Net, a neural circuit generation framework enabling efficient search and scalable generation. 3) Experiments on 18 circuits show that our approach achieves a significant 68% improvement in circuit area over the traditional method, and a remarkable 5.36% improvement compared to the SOTA approach employed by the winners of the IWLS 2023 competition. decision-making [18, 19] in LS methods. ML for end-to-end LS includes research exploring replacing traditional LS stages with ML [1] . Approaches range from language-based circuit description [20, 21] to circuit generation through searches [5, 7] . Notable methods include integrating real-valued logic with continuous parameterization and using differentiable neural architecture search (DNAS) [6] . Despite the promising advancements, existing end-to-end methods face challenges in scaling to large circuits and are sensitive to hyperparameters. In this paper, we rethink the traditional DNAS methods for LS and propose a novel regularized triangle-shaped circuit generation framework.The International Workshop on Logic & Synthesis (IWLS) [8] annually hosts a contest, with themes in 2022 and 2023 [22] focusing on LS from input-output examples (i.e., truth tables), scored based on circuit sizes (i.e., node number). Participated teams mainly employ traditional methods [10, 11, [23] [24] [25] [26] for circuit synthesis. In 2023, Google DeepMind introduced a DNAS-based method [27] , achieving first place. We replicated it as a baseline, conducting a detailed analysis and enhancing the DNAS-based generation method. For circuit optimization, various operator sequence optimization approaches have been proposed [28, 29] . The 2022 champion EPFL team utilized Bayesian optimization methods within an EA framework [30] . In contrast, we employed RL methods with strong search capabilities and introduced a restart strategy to mitigate local optima. 
limitations: 
 Question: Does the paper discuss the limitations of the work performed by the authors?Answer: [Yes]Justification: The limitations of our T-Net are detailed in Section F.Guidelines:• The answer NA means that the paper has no limitation while the answer No means that the paper has limitations, but those are not discussed in the paper. • The authors are encouraged to create a separate "Limitations" section in their paper.• The paper should point out any strong assumptions and how robust the results are to violations of these assumptions (e.g., independence assumptions, noiseless settings, model well-specification, asymptotic approximations only holding locally). The authors should reflect on how these assumptions might be violated in practice and what the implications would be. • The authors should reflect on the scope of the claims made, e.g., if the approach was only tested on a few datasets or with a few runs. In general, empirical results often depend on implicit assumptions, which should be articulated. • The authors should reflect on the factors that influence the performance of the approach.For example, a facial recognition algorithm may perform poorly when image resolution is low or images are taken in low lighting. Or a speech-to-text system might not be used reliably to provide closed captions for online lectures because it fails to handle technical jargon. • The authors should discuss the computational efficiency of the proposed algorithms and how they scale with dataset size. • If applicable, the authors should discuss possible limitations of their approach to address problems of privacy and fairness. • While the authors might fear that complete honesty about limitations might be used by reviewers as grounds for rejection, a worse outcome might be that reviewers discover limitations that aren't acknowledged in the paper. The authors should use their best judgment and recognize that individual actions in favor of transparency play an important role in developing norms that preserve the integrity of the community. Reviewers will be specifically instructed to not penalize honesty concerning limitations. 
background: 
 Logic Synthesis (LS) from IO Examples In recent years, a promising direction that synthesizing circuits from IO examples has received increasing attention [27, 31, 32, 5, 7] . Specifically, researchers aims to use machine learning to generate a circuit given a truth table that describes the functionality of the circuit. Note that each line in the truth table is an input-output pair, which means that given the input to the circuit it will produce the corresponding output. For machine learning (ML) domain, researchers formulate the truth table as a training dataset consisting of many input-output pairs, and aim to use a ML model to generate circuits that completely fits the dataset.Circuit Graph Representation Boolean Networks are widely-used discrete mathematical models with applications in various fields [33] . In these networks, nodes represent Boolean functions, and edges illustrate connections between them. Boolean functions map from an n-dimensional space B n to a 1-dimensional space B, where B = {0, 1}. In the LS stage, circuits are often depicted as And-Inverter Graphs (AIG), offering a concise representation of Boolean Networks. AIGs consist of constant, primary inputs (PIs), primary outputs (POs), and two-input And nodes. Inverter edges signify an inversion signal. The size of a circuit denotes the number of And nodes in the AIG, while the depth (level) signifies the longest path from a PI to a PO.Traditional DNAS for LS from IO Examples Recent works [5, 7] propose to leverage DNAS methods for generating circuit graphs from IO examples, which shows a promising direction towards next-generation logic synthesis. Specifically, they formulate a neural network as a circuit graph (i.e., AIG), where each neuron represents a logic gate (And gate) and connections between neurons represent wires connecting these logic gates. For a parameterized neural network, the neurons are fixed as logic gates, and the connections between neurons are parameterized as learnable parameters. To enable differentiable training via gradient descent, they introduce continuous relaxation into discrete components in the neural network. First, the logical operations of logic gates (neurons) are translated into their differentiable counterparts. For instance, a AND b is relaxed to a • b, and NOT a is relaxed to 1 -a [6] . Second, discrete network connections are parameterized, employing Gumbel-softmax [34] during forward propagation to continuousize and sample the connections between nodes, thus enabling optimization through gradient descent to find high-quality solutions.Question: For each theoretical result, does the paper provide the full set of assumptions and a complete (and correct) proof? • The authors should answer "Yes" if the results are accompanied by error bars, confidence intervals, or statistical significance tests, at least for the experiments that support the main claims of the paper. • The factors of variability that the error bars are capturing should be clearly stated (for example, train/test split, initialization, random drawing of some parameter, or overall run with given experimental conditions). • The method for calculating the error bars should be explained (closed form formula, call to a library function, bootstrap, etc.)• The assumptions made should be given (e.g., Normally distributed errors).• It should be clear whether the error bar is the standard deviation or the standard error of the mean. • It is OK to report 1-sigma error bars, but one should state it. The authors should preferably report a 2-sigma error bar than state that they have a 96% CI, if the hypothesis of Normality of errors is not verified. • For asymmetric distributions, the authors should be careful not to show in tables or figures symmetric error bars that would yield results that are out of range (e.g. negative error rates). • If error bars are reported in tables or plots, The authors should explain in the text how they were calculated and reference the corresponding figures or tables in the text. 
rethinking dnas for neural circuit generation: 
 In this section, we first present motivating challenges in using DNAS for neural circuit synthesis from input-output examples in Section 4.1. Then, we present a deep understanding of these challenges in Section 4.2. We provide the detailed experimental setup in AppendixB.3.We present two fundamental challenges in neural circuit generation of existing DNAS [5] . First, DNAS struggles to generate circuits exactly from input-output examples, especially for large-scale circuits. Second, DNAS exhibits high sensitivity to hyperparameters. Generating Exact Circuits is Challenging To evaluate whether DNAS can generate circuits exactly, we evaluate the DNAS method as described in Appendix B.1 and C on the input-output examples from circuits in two benchmarks. Figure 1 (a) shows that out of the 16 circuits, 14 can not be generated correctly. Therefore, it is extremely challenging for DNAS to generate functionally correct circuits.Moreover, Figure 1 (a) illustrates the relationship between circuit accuracy and circuit scale. The metric for circuit scale is quantified by the number of AIG nodes obtained through the traditional synthesis method. The results reveal nearly 20% degradation in circuit accuracy as the circuit scale increases. This demonstrates the challenge that DNAS confronts in generating accurate circuits as the circuit scale grows, highlighting the poor scalability of the DNAS method.We evaluate robustness of DNAS in circuit generation using various initializations. Results showed up to a 14.5% accuracy variation depending on the random seed, highlighting the challenge of obtaining stable results with DNAS. More details in Appendix C.2.To elucidate the underlying causes of these challenges, we undertook comprehensive analytical experiments, which yielded the following three key insights. Firstly, DNAS suffers from the curse of skip-connections, tending to learn too many skip-connections, which results in low utilization of large initialization networks. Secondly, there is a discrepancy between DNAS and the inherent structure of circuits, leading to an inadequate exploration of the search space. Lastly, the varying learning difficulties among input-output examples cause an imbalance in the training process.The Curse of Skip-Connection We observed that existing methods exhibit low utilization of the network when searching within a large network. This is attributed to the fact that connections can span across layers, bypassing certain nodes and excluding them from the final circuit. To investigate this, we analyzed how the skip connections evolve during training. The output nodes of a circuit are selected within the network through a set of learnable connection parameters. To study the cross-layer connection phenomenon of the outputs, we observe the depth of the output nodes within the network. Figure 1 (b) shows the fluctuation in the depth of an output node during training. It is evident that the depth of the circuit output node undergoes a rapid decline to nearly 0, followed by a gradual rise and eventual stabilization at a shallow depth of 5. This observation implies that only a fraction of the network layers, specifically about a quarter, are effectively utilized in the circuit. The skip connections within the circuit span a considerable depth, significantly constraining the upper limit of the network's expressive capacity. As a point of contrast, our approach connects this output to layer 15, allowing for the full utilization of nodes.Existing methods underutilize large networks because connections can span across layers, bypassing certain nodes and excluding them from the final circuit. To investigate this, we analyzed how skip connections evolve during training. We observed the depth of output nodes within the network to study cross-layer connections. Figure 1 (b) depicts the depth fluctuation of an output node during training. The output node's depth initially drops sharply to almost 0, then gradually rises and stabilizes at a shallow depth of 5. This indicates that only about a quarter of the network layers are effectively utilized. Our approach connects this output to layer 15, enabling full node utilization.To further illustrate the circuit structure searched by DNAS, we visualized the positions of circuit nodes within the network in Figure 1 (c). Notably, this circuit has multi-outputs, resulting in layer configurations distinct from those in the single-output case shown in Figure 1(b) . It can be observed that only a subset of bottom-layer nodes is integrated into the circuit, with about two-thirds of the nodes being left idle due to skip connections. This visual representation demonstrates that excessively distant skip connections diminish node utilization and the expressive capacity of the network.We have noted that DNAS shows restricted exploration of the network during training. Specifically, a node is classified as explored if it is included in the discretized circuit at any point during training, and exploration is defined as the ratio of explored nodes to total nodes in the network. It is evident that exploration is more extensive in shallower layers, decreasing as the layers deepen, as illustrated in Appendix C. This finding prompts us to investigate whether structural bias within the circuit architecture is responsible for imbalanced exploration. Furthermore, we observed that the skip-layer count of the output bits is highly influenced by the hyperparameter random initialization, exhibiting significant fluctuations. This sensitivity highlights that the accuracy of circuit generation is extremely responsive to hyperparameters. During the training process, the occurrence of extensive skip-layer phenomena is attributed to the fact that choosing skip-connection leads to most rapid error decay during optimization. The network tends to learn skip-connection rather than traversing through more nodes. This is known as the curse of skip-connections, as mentioned in [35, 36] .The Structure Bias of Circuits To further investigate the structural bias in circuit design, we examine the structure of circuits generated by traditional methods. Utilizing Sum-of-Products (SOP) in ABC to synthesis circuits, we analyze and quantify the node distribution across different layers. Figure 1 (d) presents the average node count distribution per layer in circuits. This reveals a distinct structural pattern: the circuits are wider in the bottom layers and become narrower in the deeper layers, suggesting inherent structural preferences in circuit designs. This is inconsistent with the commonly used rectangular network shape. Utilizing a rectangular network to learn circuit structures may result in a vast, redundant search space in the deep layers, leading to optimization difficulties. Consequently, this can lead to sensitivity to hyperparameters and lower accuracy.We have observed that the learning difficulty varies among different output bits and input combinations. The training loss of different output bits shows different convergence speeds, indicating variations in difficulty. For inputs, the convergence speeds for different input samples on the same output bit exhibit substantial variations, challenging the assumption of independent and identically distributed (IID) samples. Detailed experimental results are in Appendix C.2. 
a regularized triangle-shaped circuit network generation framework: 
 To address the aforementioned challenges, we have developed a novel Regularized Triangle-Shaped Circuit Network Generation Framework, namely T-Net. Our method comprises three modules: a multi-label transformation of training data, a triangle-shaped network architecture, and regularized training loss for efficient search and exact generation. Moreover, we propose an evolutionary algorithm assisted by a reinforcement learning agent restarting technique for efficient and effective neural circuit optimization. We defer more implementation details to Appendix D.To address the scalability challenge posed by the exponential growth of truth tables with increasing input bit widths, we propose a novel approach: the multi-label transformation of training data, leveraging the Shannon decomposition theorem [37] . The Shannon decomposition theorem states that any boolean function (truth table) can be decomposed into two sub-functions (sub-tables) by selecting a decomposing variable. Formally, the theorem is expressed as:EQUATIONwhere f denotes the original boolean function, X i denotes the selected variable, f 1|Xi=1 and f 2|Xi=0 denote the decomposed sub-functions. Based on the key observation that the truth table exhibits a duality of Boolean functions, we first partition a large truth table into two smaller sub-tables by selecting a variable and fixing its value as 0 and 1, respectively.After partitioning the truth 2) It significantly accelerates the learning process, as the learning difficulty of sub-tables is considerably reduced.Model Structure Our network is structured as a neural network, where the neurons represent twoinput NAND gates. During training, the neurons remain fixed while their connections are learned. An And-Inverter Graph (AIG) is a logic circuit composed of NAND gates and wires connecting the gates. By transforming the neurons and connections in the neural network into logic gates and wires, the neural network can be converted into an AIG circuit. Inspired by [5, 7] , our basic differentiable circuit neural network structure is as follows. The network has depth L and width K, indicating that it consists of L layers, each comprising K nodes. In this notation, l = 0 corresponds to the input of the circuit and l = L + 1 are the outputs. It is crucial to emphasize that the nodes in the output layer (L + 1) are not considered gates; instead, they select the node within the network implementing the output signal. The network's inputs and outputs mirror the signals of a logical circuit, consisting of 0s and 1s. Our nodes has two inputs and one output as NAND gate. We denote the output of the k th neuron in the l th layer by o l,k . We denote the p-th input of the neuron (NAND gate) o l,k by i l,k p , where p ∈ {0, 1}. During the training phase, the discrete logic circuit undergoes a relaxation and continuousization process in two aspects. Firstly, the logical operations of logic gates are translated into their differentiable counterparts. For instance, a NAND b is relaxed to 1 -(a • b) [6] . Next, discrete network connections are parameterized, employing Gumbel-softmax [34] during forward propagation to continuousize and sample the connections between nodes, thus enabling optimization through gradient descent. Note that each neuron o l,k has two inputs i l,k 0 and i l,k 1 , and can be connected to any neuron with layer number smaller than l as its input neuron. We parameterize the connections of each neuron o l,k by a tensor of learnable parameters θ l,k ∈ R 2×(l-1)×K . Each parameter in the tensor θ l,k p,i,j represents the probability of connecting the j th neuron in the i th layer to the p th input of current neuron o l,k . The computation of the p th input value for the neuron o l,k takes the form ofEQUATIONEQUATIONDuring evaluation, each node's input selects only one connection based on the parameters, using maximization instead of softmax during forward calculation2, restoring discrete logic operations.Triangle-Shape To fit the circuit bias on structure, we propose a Triangle-shaped network structure. Due to the inherent structural preference of logic circuits for a wider base and deeper top, the commonly used rectangular network architecture is not well-suited for them. We employ a triangular structure that widens at the bottom layers to enhance expressive capability, thereby better fitting the foundational aspects of logic circuits. At the deep layers, the structure is narrower and deeper, which ensures adequate expressive power while reducing redundant nodes. This streamlined search space simplifies optimization, making it more manageable and efficient. Importantly, the last layer's width doesn't limit output diversity since any node can serve as an output. Our experiments confirm accurate generation even for circuits with many outputs (see Appendix E.4).Regularized Skip-Connection Note that for each node in the T-Net, it maintains a learnable probability distribution over all nodes in the T-Net whose layer number is smaller than this node. As shown in Figure 1 (b), this distribution often overfits to shallow-layer nodes, causing too many skip connections. To prevent this, a natural solution is to enforce connections only to nodes in the previous layer. However, this significantly limits the search space, reducing expressive power (as demonstrated in the DNAS with no skip-connection in Table 1 ). To address this challenge, we propose a weighted regularization on the learnable probability distribution to softly suppress the probability of connecting to distant nodes across layers, while promoting connections to closer nodes. This approach avoids overfitting to excessive skip connections. Due to limited space, we defer the specifics of the weighting implementation to Appendix D.2.Boolean Hardness-Aware Loss To alleviate the problem of extreme imbalance between positive and negative samples in the later stages of training, we introduce a Boolean Hardness-Aware Loss inspired by [38] . By weighting loss differently for various samples, these components help maintain training speed in the later stages. We also employed a temperature coefficient decay mechanism to reduce the discrepancy between continuous computation during training and discrete testing.In this section, we introduce a novel optimization framework combined with our generation methods for a comprehensive logic synthesis approach. To optimize circuits, we use circuit equivalent transformations called operators, whose order and parameters significantly affect results. The goal is to find an optimal operator sequence that minimizes the circuit's size. Our method is an evolutionary algorithm optimization framework assisted by reinforcement learning with a restart strategy. The framework and more details can be seen in Appendix D.5Reinforcement Learning for Operator Sequence Optimization Inspired by [39] , our environment consists of the circuit, the logic synthesis tool ABC [40] , and nine logic optimization operators. The agent receives the circuit state from the environment and outputs the next action, which includes an operator and its parameters. This operator is then applied to the circuit, resulting in the next circuit state. Ultimately, the RL model learns the optimal sequence of operators for the circuit, which is then used to optimize the circuit and hand it over to the EA.RL Agent Restart Strategy. After a period of training, the agent parameters may converge and performance may settle into local optima. To address this, we restart the network parameters after a certain training period. Specifically, we reinitialize the agent parameters and recommence training using the optimal circuit while retaining the agent's encoder parameters. This helps escape from local optima and allows continued exploration of the search space for superior solutions. Retaining the encoder parameters preserves learned experiences, guiding subsequent training iterations.Evolutionary Algorithm Optimization Framework. To better escape local optima, our optimization approach incorporates an Evolutionary Algorithm (EA) framework. The initial population consists of diverse circuits generated by our T-Net. To ensure that the generated circuits closely match functionality constraints with truth tables, we implement a legalization step to ensure functional compliance, as detailed in Appendix D.6. Subsequently, the EA iteratively optimizes circuits by the RL model and maintains an elite circuit population. Finally, the optimal circuit is selected as the output. Compared with only picking one optimal solution when restarting, EA can increase the diversity of the circuit and expand the search scope. A detailed procedure is in the Appendix D.5. 
experiments: 
 Our experiments have four main parts. 1) Evaluate our generation and optimization approach on four open-source circuit benchmarks.2) The scalability of our generation method. 3) Perform carefully designed ablation studies to provide further insight into the DNAS-based circuit generation approach. 4) Verify the robustness of our approach through a sensitivity analysis.Benchmarks We evaluate our approach using circuits from four benchmarks: Espresso [41] , LogicNets [42] , Random, and Arithmetic. Random circuits are random and decomposable Boolean functions, while Arithmetic circuits involve arithmetic functions with permuted inputs and dropped outputs. We selected 18 circuits (8 circuits are in Appendix E and the average are calculated by all 18 circuits), with inputs ranging from 7 to 16 and outputs from 1 to 63. Circuit sizes, based on node count synthesized through the SOP method, range from 100 to 1200. The circuits are divided into small (12 circuits, node count < 500) and large (6 circuits, node count > 500) datasets, highlighting synthesis challenges, especially for the large circuits.Experimental Setup For circuit generation, we implemented our T-Net as in Section 5. We train our model on all input-output pairs of each circuit and evaluate their Boolean correctness. For circuit optimization, we use the RL model inspired by [39] and our EA framework. We conduct the LS operator sequence by open-source logic synthesis tool ABC [40] . Implementation details, hyperparameters, and hardware specifications can be found in Appendix E.Baselines We compare our T-Net with the following generation approaches: 1) Basic DNAS: Based on [6] , it learns connections but lacks skip-layer connectivity. 2) DNAS Skip: Proposed by Belcak et al. [5] and used by Google DeepMind in IWLS 2023 [22] . We re-implemented this method with Gumbel-Softmax as Google did not open-source their code. 3) Darts-: An improvement on DNAS that addresses skip-connection issues in traditional NAS task [9] . We adapted it for circuit neural networks. 4) SOP (Sum-of-Products): A traditional LS method. We used resyn2 [43] to optimize circuits synthesized by SOP and our T-Net, showing our method's superior initial solutions. On the other hand, the baselines for optimization include: 1) SOP with resyn2: Traditional LS method with the resyn2 operator. 2) IWLS Competition Results: We compare with the top three teams from 2022 [31] and 2023 [27] . These teams mostly used extensive traditional methods, while EPFL employing Bayesian optimization [30] and Google using the DNAS circuit generation method [7] .Evaluation Metrics We evaluate the accuracy and the size of the generated circuits and optimized circuits. 1) Accuracy: The ratio of correctly predicted output bits to the total number of output bits. Importantly, achieving 100% accuracy in the generated logic circuit stands as a fundamental criterion in the task of logic circuit synthesis. 2) Wrong Bits: The number of incorrectly predicted output bits, used to highlight accuracy differences in large-scale circuits. 3) Circuit Node/Size: The number of nodes in the generated AIG circuit, with fewer nodes being better for minimizing chip area. In addition, we evaluate the generation circuit size and the optimized size after applying traditional operators. The results in Table 2 show that our method significantly outperforms the SOP method in initial node count, with an average improvement of 33.42%. Furthermore, circuits with fewer initial nodes also exhibit better optimization outcomes, with our method showing an average improvement of 23.72% in optimized nodes compared to traditional methods. Notably, for circuits with initial node improvements over 82%, we achieve up to 84.35% improvement in optimized nodes. These results highlight the effectiveness and superiority of our approach.Optimization Evaluation We evaluate our proposed optimization framework, as shown in Table 3 . By integrating our circuit generation method, we significantly reduced circuit size by 68.70% compared to the traditional SOP+resyn2 method, demonstrating our optimization approach's effectiveness. Additionally, our average size outperformed the 2022 first-place team, EPFL, by 25.78%, and the 2023 first-place team, Google, by 5.36%, significantly ahead of other teams. This highlights the superiority of our generation method and optimization framework in better circuit synthesis. To validate our multi-label transformation's effectiveness in improving accuracy, efficiency, and reducing circuit node count, we tested large circuits from the LogicNets and Espresso datasets. We use SOP to quickly test the truth table transformation method with different bits and select the bits with the smallest size. For LogicNets6, we decomposed it into four parts using two inputs. For Espresso9, we split the truth table into two parts.The experimental results in Table 4 show a 90% reduction in wrong bits and an average 26% decrease in nodes after transformation. For LogicNets6, the method reduced generation time by 41%. These results confirm the efficiency of our decomposition method for large circuits. By isolating complex variables, we mitigate circuit generation complexity, enhancing scalability. Despite doubling the number of output bits, our T-Net maintains high accuracy, indicating its robustness to increased output bits.In this section, we conducted an ablation study on four circuits to understand the contributions of each T-Net component. Our T-Net adds three modules to DNAS: regularized skip-connection, boolean hardness-aware loss, and T-Net, abbreviated in Table 5 as con., loss, and T, which leads to three main conclusions. 1) Compared to the baseline, the con. significantly enhances accuracy, highlighting the effectiveness of the regularized skip-connection module in mitigating skip-layer degradation and improving network expressiveness.2) The con.+loss approach nearly doubles the reduction in wrong bits compared to +con., showing that the boolean hardness-aware loss function significantly boosts accuracy for challenging instances. 3) con.+loss+T improves both accuracy and node count, indicating that T-Net reduces training difficulty and enhances circuit generation effectiveness.We validate the sensitivity of our method to hyperparameters from two perspectives: random initialization and the initial size of the network. Experiments show that our approach uniformly maintained 100% accuracy across various random initialization and network initial sizes, underscoring its robustness to these fluctuations. Please see Appendix E.3 for details. 
conclusion: 
 We rethink existing DNAS methods and empirically show three fundamental challenges pertaining to existing methods: 1) DNAS tends to overfit to too many skip-connection; 2) DNAS suffers from the structure bias between the network and the circuit's inherent structure, leading to inefficient search; 3) imbalanced learning across different input-output examples. Based on these insightful observations, we propose a noval neural logic gate network search framework, which has a Triangle-shaped structure, regularized skip-connection, and boolean hardness aware loss function. Experiments on four circuit benchmarks demonstrate that our method can precisely generate circuits with large AIG sizes. Moreover, our generated circuits have a significant 68% improvement in area surpassing the performance of the traditional method. 
experiments compute resources: 
 Question: For each experiment, does the paper provide sufficient information on the computer resources (type of compute workers, memory, time of execution) needed to reproduce the experiments?Answer: [Yes] Justification: The details about hardware specification are in Section E.Guidelines:• The answer NA means that the paper does not include experiments.• The paper should indicate the type of compute workers CPU or GPU, internal cluster, or cloud provider, including relevant memory and storage. • The paper should provide the amount of compute required for each of the individual experimental runs as well as estimate the total compute. • The paper should disclose whether the full research project required more compute than the experiments reported in the paper (e.g., preliminary or failed experiments that didn't make it into the paper). 
code of ethics: 
 Question: Does the research conducted in the paper conform, in every respect, with the NeurIPS Code of Ethics https://neurips.cc/public/EthicsGuidelines? 
broader impacts: 
 Question: Does the paper discuss both potential positive societal impacts and negative societal impacts of the work performed?Answer: [Yes] Justification: The details of broader impacts are included in Section G Guidelines:• The answer NA means that there is no societal impact of the work performed.• If the authors answer NA or No, they should explain why their work has no societal impact or why the paper does not address societal impact. • Examples of negative societal impacts include potential malicious or unintended uses (e.g., disinformation, generating fake profiles, surveillance), fairness considerations (e.g., deployment of technologies that could make decisions that unfairly impact specific groups), privacy considerations, and security considerations.• The conference expects that many papers will be foundational research and not tied to particular applications, let alone deployments. However, if there is a direct path to any negative applications, the authors should point it out. For example, it is legitimate to point out that an improvement in the quality of generative models could be used to generate deepfakes for disinformation. On the other hand, it is not needed to point out that a generic algorithm for optimizing neural networks could enable people to train models that generate Deepfakes faster. • The authors should consider possible harms that could arise when the technology is being used as intended and functioning correctly, harms that could arise when the technology is being used as intended but gives incorrect results, and harms following from (intentional or unintentional) misuse of the technology. • If there are negative societal impacts, the authors could also discuss possible mitigation strategies (e.g., gated release of models, providing defenses in addition to attacks, mechanisms for monitoring misuse, mechanisms to monitor how a system learns from feedback over time, improving the efficiency and accessibility of ML). 
safeguards: 
 Question: Does the paper describe safeguards that have been put in place for responsible release of data or models that have a high risk for misuse (e.g., pretrained language models, image generators, or scraped datasets)?Answer: [NA] Justification: Our model and data are focus on DNAS and truth table, with almost no risk of misuse.Guidelines:• The answer NA means that the paper poses no such risks.• Released models that have a high risk for misuse or dual-use should be released with necessary safeguards to allow for controlled use of the model, for example by requiring that users adhere to usage guidelines or restrictions to access the model or implementing safety filters. • Datasets that have been scraped from the Internet could pose safety risks. The authors should describe how they avoided releasing unsafe images. • We recognize that providing effective safeguards is challenging, and many papers do not require this, but we encourage authors to take this into account and make a best faith effort.12. Licenses for existing assets Question: Are the creators or original owners of assets (e.g., code, data, models), used in the paper, properly credited and are the license and terms of use explicitly mentioned and properly respected?Answer: [Yes] Justification: Licenses are in Section H.Guidelines:• The answer NA means that the paper does not use existing assets.A • The authors should cite the original paper that produced the code package or dataset.• The authors should state which version of the asset is used and, if possible, include a URL. • The name of the license (e.g., CC-BY 4.0) should be included for each asset.• For scraped data from a particular source (e.g., website), the copyright and terms of service of that source should be provided. • If assets are released, the license, copyright information, and terms of use in the package should be provided. For popular datasets, paperswithcode.com/datasets has curated licenses for some datasets. Their licensing guide can help determine the license of a dataset. • For existing datasets that are re-packaged, both the original license and the license of the derived asset (if it has changed) should be provided. 
 
 Appendix: As chip complexity has grown exponentially with the development of semiconductor technology, using machine learning (ML) to assist the automated chip design workflow has been an active topic of significant interest in recent years [1, 12, 44, 45] . The chip design workflow consists of many stages [1] , such as high-level synthesis [46] [47] [48] , logic synthesis [49] [50] [51] , placement [45, 52, 53] , design space exploration [54] [55] [56] [57] , etc. Our paper specifically targets ML applications in logic synthesis (LS), a pivotal area within Electronic Design Automation (EDA). We categorize this domain into two key segments: ML embedded in logic synthesis and ML for end-to-end logic synthesis.Machine Learning Embedded in Logic Synthesis refers to incorporating ML into a specific stage of LS, aiming to enhance the efficiency of LS and achieve improved Quality of Results (QoR). For example, [15] use machine learning to tune the optimization flow of LS operators; [14] use machine learning to predict key metrics after physical design and leverage the prediction to guide LS optimization; [18] use machine learning to improve decision-making in traditional LS methods. [17] apply machine learning to commonly used LS operators and significantly improve the efficiency of these operators. These embedded machine learning methods have significantly contributed to the advancement of LS.A.2 Machine Learning for End-to-end Logic Synthesis Logic circuit synthesis is the process of producing a logic circuit that satisfies a given specification and is a classical problem in computer science [5] . In contrast to embedded methods that utilize machine learning to optimize specific stages within Logic Synthesis (LS), recent works propose employing machine learning to replace traditional logic synthesis stages, thereby achieving end-toend logic synthesis. In the realm of logic circuit generation, scholarly efforts diverge into two primary approaches. Works like those of [20] and [21] explore this field through the lens of the languages employed to describe logic circuits. In contrast, other studies concentrate on the generation of logic circuits by conducting searches focused on the circuit structure itself. Notably, [6] integrates realvalued logic with continuous parameterization to create a differentiable logic gate network, enabling efficient training and rapid inference, crucial for end-to-end synthesis. [5] proposes a novel approach to directly search exact logic circuits by leveraging differentiable neural architecture search methods, offering significant potential in logic circuit synthesis. However, existing end-to-end methods show limitations in scaling to large circuits and sensitivity to hyperparameters. Based on these observations, we rethink the differentiable neural architecture search and propose a novel differentiable neural logic gate network search framework. An appealing feature of our method is that it is functionally complete and has low redundancy and high expressiveness.International Workshop on Logic & Synthesis (IWLS) is a global conference on logic synthesis that hosts a contest annually [8, 22] . The themes for the contests in 2022 [31] and 2023 [27] were circuit synthesis from truth tables, scored based on the number of nodes, with fewer being better. This is the same setting our paper focuses on. The approaches of the participating teams are mostly based on traditional logic synthesis methods, involving both generation and optimization steps. The generation phase encompasses basic operators such as SOP [10, 11] and others, BDD-based methods [23] [24] [25] , as well as methods utilizing mutual information [26] , among others. Meanwhile, in 2023, Google DeepMind adopted a deep learning-based generation approach [7, 27] . They introduced a DNASbased method to generate circuits, which, after three weeks of subsequent optimization, achieved first place in 2023. Since Google has not formally published their approach, we replicated it as a baseline for our study. We deeply analyzed and improved upon the DNAS-based generation method.Optimizing circuits involves employing a series of circuit optimization operators. Given that the sequence of operator executions and their parameter configurations significantly impact the final quality of results, the primary task is to find the optimal operator sequence for a circuit. UCB team proposed new optimization scripts [28] , while the TUW team introduced windowing methods to enhance the efficiency of SAT optimization methods [29] . The 2022 champion EPFL team utilized Bayesian optimization methods [30] with EA framework to optimize the operator sequence. Although both EPFL and we have employed the EA framework, what sets us apart is our utilization of RL methods with strong search capabilities and the introduction of a restart strategy to mitigate the impact of local optima. We achieved a 25% and 5% improvement over the results of the winners in the 2022 and 2023 competitions, respectively, through our comprehensive circuit synthesis approach.In general, standard RL fall into two categories: model-free RL [58] [59] [60] [61] [62] and model-based RL [63, 64] .In recent years, RL has achieved great success in many important real-world decision-making tasks [65, 66, 56, [67] [68] [69] . In this paper, we propose an evolutionary RL method for circuit optimization.Machine Learning for Combinatorial Optimization Circuit generation and optimization is also essentially a combinatorial optimization problem. The use of machine learning to tackle combinatorial optimization problems has been an active topic of significant interest in recent years [70] [71] [72] [73] [74] [75] [76] .The increasing complexity in modern chip design workflow demands innovations in Electronic Design Automation (EDA) to keep scalability without compromising Quality-of-Results (QoR). Multiple EDA tools are incorporated into the chip design workflow to synthesize, simulate, test, and verify different circuit designs efficiently and reliably [77] . Being at the top of most EDA tools, LS aims to transform a behavioral description of a design into an optimized gate-level circuit implementation.In general, LS consists of translation, circuit optimization, and technology mapping [78] . In the translation phase, a given boolean function, represented by a truth table, is transformed into a wellstructured circuit. Then, in the circuit optimization phase, lots of logic optimization operators [79] [80] [81] are applied to an input circuit to optimize the circuit. Finally, in the technology mapping phase, the optimized logic circuit is mapped to an available technology library, e.g., a standard-cell netlist [82] or k-input lookup-tables [83] . In this paper, we propose a novel differentiable neural logic gate network search framework to synthesize logic circuits from input-output examples. This framework has the potential to replace the traditional phases of translation and circuit optimization, which introduces innovation to the realm of LS.Boolean Networks are well-studied discrete mathematical models with broad applications in chemistry, biology, circuit design, formal verification, etc. [33] A Boolean network is a directed acyclic graph (DAG), where nodes correspond to Boolean functions and directed edges correspond to wires connecting these functions. A Boolean function f is a mapping from an n-dimensional space B n to a 1-dimensional space B, i.e. f : B n → B, where B = {0, 1} denotes the Boolean domain. In the LS stage, a circuit is usually represented as And-Inverter Graphs (AIG), which is a concise and uniform representation of Boolean Networks. An AIG contains four types of nodes: the constant, primary inputs (PIs), primary outputs (POs), and two-input And (And2) nodes. Graph edges may be complemented, indicating a complemented signal. Given a node in AIG, its fanins are nodes connected by incoming edges of this node, and its fanouts are nodes connected by outgoing edges of this node. Each node has at most two incoming edges. The PIs are nodes without fanin, and the POs are nodes without fanout. The size of a circuit denotes the number of nodes in the AIG. The depth (level) of a circuit denotes the maximal length of a path from a PI to a PO in the AIG. The size and depth of a circuit are proxy metrics for the area and delay of the circuit, respectively.Differential Neural Network Architecture Search (DNAS) can be effectively applied for logic synthesis, where logic modules like AND gates are used as nodes, and connections between these nodes are optimized via gradient descent. The network's inputs and outputs mirror the signals of a logical circuit, consisting of 0s and 1s. During the training phase, the discrete logic circuit undergoes a relaxation and continuousization process in two aspects. First, the logical operations of logic gates are translated into their differentiable counterparts. For instance, a AND b is relaxed to a • b, and NOT a is relaxed to 1 -a [6] . Next, discrete network connections are parameterized, employing Gumbel-softmax [34] during forward propagation to continuousize and sample the connections between nodes, thus enabling optimization through gradient descent to find high-quality solutions. In the evaluation stage, for each input of every logic module, only a single connection is chosen based on the parameters, and discrete logic operations are reinstated.The DNAS method, as analyzed in Section 4, utilizes AND-NOT gates as nodes. The network's structure is defined by its depth L and width K, signifying L layers with K nodes each. Here, L = 0 represents the circuit's input. It's important to note that the nodes in the output layer (L + 1) are not gates and are excluded from the network count. They possess a singular input, selecting which node in the network represents the output signal. Let g l,k denote the k th node in the l th layer, where 1 ≤ l ≤ L and 1 ≤ k ≤ K. Let in l,k p be the p th input of the node g l,k , and out l,k be its output. The method to compute the value of the p th input for g l,k during training is as follows:EQUATIONThere are two common modeling forms for the connections: direct and direct-or-negation. Since the AND-NOT gate is sufficient to express all logical functions, learning the connections alone can fully represent the functionality of a circuit. However, this may require specific combinations of connections, which can be more easily accomplished using the NOT operation. Therefore, another modeling method allows edges to choose between negation or direct connection. In the motivation section of our paper, we utilize the direct connection as referenced in [5] , while in our T-Net, we adopt the direct-or-negation connection.C.1 Settings Width and Depth of Networks. In DNAS, the method for setting the initial size of the network is as follows. Assuming that a circuit synthesized by SOP has N nodes and L levels, the network width is set to 5 × ⌈N/(5L)⌉, which is the average number of nodes per layer rounded up to the nearest multiple of five. The network depth is set to 5 × ⌊2L/5⌋, which is twice the value of L, rounded down to the nearest multiple of five. In our T-Net, we set the total depth as DNAS, while the bottom block depth is 5 or 10 layers. We set the total nodes as same as the DNAS, and the upper block width smaller than the bottom. The network size of the two circuits in Section 4 are shown in Table 6 . Training setting Both the training and validation datasets use the complete set of input-output combinations, meaning that if the input bit size is K, there are a total of 2 K input combinations. The batch size for the network is uniformly set to 2 10 . The number of training iterations is 100 thousand, and we report the optimal results evaluated during the training process.Hyperparameter Sensitivity Analysis To verify the stability of generated circuits with different random initializations, we conduct tests using various random initializations. Specifically, we utilized four different seeds to evaluate two circuits from each of the datasets Espresso and LogicNets. Figure 5 (a) illustrates the average accuracy and the fluctuation range of accuracy for these two circuits. The fluctuation range reached 14.5% accuracy, indicating that the accuracy of generated circuits is highly sensitive to random initialization, making it challenging to consistently produce stable results with DNAS.The Curse of Skip-Connection We conduct a motivation experiment on the LogicNets circuit. As shown in Figure 3 (b), the LogicNets circuit exhibits the same experimental phenomenon as the Espresso circuit in Section 4.2, where the output nodes are located in the shallow layers of the network, and skip connections bypass the majority of the nodes.We also visualized the positions of circuit nodes of LogicNets within the network in Figure 3(c) . Notably, this circuit has three outputs, resulting in layer configurations distinct from those in the single-output case shown in Figure 3 (b). It can be observed that only a subset of bottom-layer nodes is integrated into the circuit, with over two-thirds of the nodes being left idle due to skip connections. This visual representation demonstrates that excessively distant skip connections diminish node utilization and the expressive capacity of the network. exploration degree is indicative of the number of nodes investigated within each layer. Observations reveal a higher exploration degree in the shallower layers, which progressively diminishes in the deeper layers. This pattern leads us to ponder whether a structural bias in circuit architecture contributes to the reduced exploration in the deeper layers of circuits.We have observed that the difficulty of learning varies among different output bits and input combinations.To investigate variations in difficulty among different output bits, we analyzed training loss curves for various output bits within the same circuit. Using Mean Squared Error (MSE) loss, we visualized loss curves for three representative output bits from two circuits. From Figure 5 (a) and (b), it's evident that the convergence speed of loss varies among different output bits-some converge quickly, while others exhibit slower descent. The distinct Boolean functions represented by different output bits naturally lead to varying levels of difficulty. Hence, during network training, addressing the challenges posed by harder-to-learn output bits is crucial.Simultaneously, to investigate the learning difficulty among different input samples, we examined the convergence speeds for different inputs on the same output bit. Specifically, we recorded the iteration numbers at which the accuracy for each input sample reached 100 during a low iteration training process, representing the convergence time for each sample. Figure 5 (c) and (d) displays the distribution of convergence iterations for input-output examples involving three output bits. It can be observed that the convergence speed varies among different input samples. While the majority of samples converge within 10 thousand iterations, a small subset fails to converge correctly even after 100 thousand iterations. This observation underscores substantial variations in learning difficulty among various input-output pairings, challenging the conventional machine learning assumption of samples being independent and identically distributed (IID). This occurs because different input ,WHU DWLR Q combinations of a circuit are interrelated, corresponding to parts of varying difficulty within the logical function.EQUATIONIn our specific implementation, we adopted a simple two-block structure, consisting of a wide and shallow bottom rectangular block and a narrow and deep upper rectangular block. The size of the network is determined in relation to the scale of the circuit. The initial setting is based on a traditional square network. Assuming that a circuit synthesized by SOP has N nodes and L levels, the network width is set to 5 × ⌈N/(5L)⌉, which is the average number of nodes per layer rounded up to the nearest multiple of five. The network depth is set to 5 × ⌊2L/5⌋, which is twice the value of L, rounded down to the nearest multiple of five. In our T-Net, we maintain the total depth as in DNAS, with the bottom block having a depth of 5 or 10 layers. The total number of nodes is kept the same as in the traditional rectangular network, but the width of the upper block is smaller than that of the bottom.For the node g l,k , its input computation with regulation is as follows:EQUATIONweight l having dimensions 1 × l, is non-learnable and solely varies with l. It functions similarly to a soft gating layer, with its values linearly increasing from 0.1 to 1 as per the formula:EQUATIONIn the network's shallower layers, we configure the weight to preferentially form connections to the input layer. This design aims to augment the diversity of logical expression sub-formulas. Conversely, in the network's deeper layers, the weights are adjusted to favor connections with the more advanced nodes, thereby increasing the complexity of the logical expressions.Our hardness-aware loss has two parts, input-output loss and wrong-rate loss.First, we use input-output loss to enhance the hard input-output examples from individuals. Specifically, we add a weight w io to each input-output loss.EQUATIONwith f (in) be the output by the net, out be the label of output, α and δ be hyperperameter. The |f (in) -out| represents the difference between the network output and the label, where a larger value indicates a more challenging sample. δ controls the boundary for challenging samples, while α regulates the extent of reinforcement .Second, we use wrong-rate loss to enhance the hard input-output examples from global. w wr = β 1-acc. with 1 -acc being the wrong rate of the current network, which is updated every iteration. As w wr increases with the increase in accuracy, it dynamically maintains the loss at a similar magnitude, ensuring that the training speed does not decrease due to a low error rate. Then the loss function isEQUATIONWe employ a decaying τ parameter. Due to the disparity between softmax calculations during training and the discretization during testing, there can be instances of accurate training but erroneous input-output combinations during testing. This phenomenon can be alleviated by reducing the hyperparameter τ in softmax. As τ increases, softmax approaches one-hot encoding, reducing the disparity between training and testing. However, a significant increase in τ may lead to highly discrete network parameters, making training extremely challenging. Therefore, it is crucial to set an appropriate size for τ . We design a decay mechanism for τ , continuously decreasing it as accuracy improves, ensuring a trade-off between training effectiveness and speed.We use RL agent to search optimal operator sequence. As shown in Table 7 , the action space has 9 operators and their corresponding 16 parameters. For each parameter of an operator, its range is denoted as [a, b] in the table, showing that the parameter can be any integer between a and b (inclusively).State Representation. The state in the environment has three parts: a set of metrics that depict the current circuit design, the raw AIG graph, and the historical actions. The first part is a feature vector consisting of the following values at step t: Number of logic gates and logic depth. The current length of the operator sequence. For each step, we record the selected operator and parameters as a normalized vector and form the historical action vector.Table 7 : The action space in our environment, with parameter name '-x' and the range of the continuous parameter [a, b].Operator Parameter&st N/A &blut -m -r -a -C[1,8] &b -s -d &dsdb -C[8,400] &sopb -C[8,400] &if -g -C[8,400] &dc2 -l &dch -x -W[8,512] -C[1000,10000] -S[5000,50000] &transtoch -M [1:4] -R[1:200]Evolutionary Algorithm Framework Our Evolutionary Algorithm (EA) Framework involves several key steps as shown in Figure 6 . Firstly, the exploration space can be defined as circuits of different structures with the same logical functionality. The initial population size is denoted as P , comprising diverse circuits generated by our T-Net. These P circuits, serving as the initial solutions for the RL model, undergo a period of training. Following this training phase, each circuit yields Q = M/P optimized circuits. Here, mutation is defined as circuit optimization. It is important to note that the optimized circuits resulting from different initial circuits are collectively input into the model without differentiation. Subsequently, the M optimized circuits are sorted based on their node count, and the top-performing P circuits are selected as the next generation. This iterative process continues, evolving the population until the optimal circuit is identified as the final result. Compared with only picking one optimal solution when restarting, EA can increase the diversity of the circuit and expand the search scope.For circuits that are not generated with complete precision, we adopt a legalization approach to correct the few erroneous bits in the logic expression. Here, bit refers to a combination of a set of inputs and a single output. Specifically, we represent the input combinations using the method of minterms, and then integrate them into the output bit. For example, if the circuit has three inputs a, b and c, and the output for the input combination 101 should be 1, then the subtree ab ′ c is combined with the original output node through an OR operation, forming a new output node. This legalization process can complete cases that are only a few bits short. However, this approach involves a significant amount of redundancy and is not suitable for situations where there are many errors.E.1 Setting Hyperparameter The batch size is set to 1024, with the learning rate set at 0.02. The temperature coefficient τ starts at 1 and decays to 0.5 when the accuracy approaches 100%. The training process lasts for 100 thousand iterations, and the model with the highest evaluation score is selected as the final result. We use Sum Squared Errors instead of the common Mean Squared Errors(MSE) to ensure that the loss does not become too small in later stages. In Equation 7, the hyperparameter α is set to 2, and δ is set to 0.3. In w wr , β is set to 10.The size of the circuit generation network varies according to the circuit. For DNAS, the network size is determined in relation to the scale of the circuit. Assuming that a circuit synthesized by SOP has N nodes and L levels, the network width is set to 5 × ⌈N/(5L)⌉, which is the average number of nodes per layer rounded up to the nearest multiple of five. The network depth is set to 5 × ⌊2L/5⌋, which is twice the value of L, rounded down to the nearest multiple of five. In our T-Net, we maintain the total depth as in DNAS, with the bottom block having a depth of 5 or 10 layers. The total number of nodes is kept the same as in the traditional rectangular network, but the width of the upper block is smaller than that of the bottom.We train our method with ADAM [84] using the PyTorch.Hardware specification Our experiments were conducted on a Linux-based system powered by a 3.60 GHz Intel Xeon Gold 6246R CPU and NVIDIA RTX 2080 GPU.The other 8 circuits mentioned in the main evaluation are shown in Table 8 , 9 and 10. We validate the sensitivity of our method to hyperparameters from two perspectives: random initialization and the initial size of the network.Random initialization. we executed repeated experiments with a diverse set of random initializations. This entailed testing a single circuit from each of the four circuit categories using three distinct random initializations. As Table 11 elucidates, our method uniformly maintained 100% accuracy across various random initializations, underscoring its robustness to these fluctuations. Furthermore, the disparity in circuit depth synthesized under different random initializations remained below 20%, showcasing our method's remarkable stability in network depth. This consistent performance helps prevent the descent into local optima, often characterized by an excessive number of cross-layer connections.Network initial size. We evaluate one circuit with different network initial sizes. Specifically, we change the depth and width of the two network blocks up and down. Table 12 demonstrates that our method consistently generates accurate circuits across a range of network initial sizes, thereby evidencing the robustness of our approach to variations in network size. Network Depth. Deeper networks are not always better. We demonstrate in the following table the experimental results of a circuit at different network depths. As can be seen from Table 13 , when the network is too shallow, it lacks sufficient expressive capacity, thus failing to generate exact circuits; conversely, when the network is too deep, it tends to produce relatively redundant circuits. Therefore, the depth of the network should be as shallow as possible while having enough expressive power to minimize the size of the generated circuit. In our experiments, we rounded down the depth of the SOP circuit to 5 as the network depth. Triangle shape is adaptable to circuits with more POs. The output layer of the network is a selection layer, allowing any node within the network to be chosen as an output. Consequently, the number of nodes in the final gate layer does not limit the choices for outputs. We conducted an experiment to demonstrate this. For two circuits with extreme multiple POs, we use T-Net and a rectangular network with the same base width as T-Net to generate circuits. As shown in Table 14 , even when the width of the upper layers of the network is much smaller the number of outputs, it is still able to generate circuits exactly with fewer nodes compared to a rectangular network. Our approach for circuit generation and optimization relies on GPU for training, while the majority of existing logic synthesis tools operate in CPU environments. Consequently, our method may not be well-suited for deployment in CPU environments.Academic Impact This paper provides a thorough analysis of the application of differentiable neural architecture search (DNAS) methods to circuit generation. The insights may have positive implications for future work utilizing DNAS for circuit generation.Social Impact This paper explores the optimization of logic circuits. By employing ML methods for circuit generation and optimization, it becomes feasible to enhance chip design quality and reduce costs in comparison to manual design processes.We include the following licenses for the code, benchmarks we used in this paper. Justification: This paper find the limitations in existing DNAS for circuit generation and proposes a novel circuit network to generate circuit accurately. With proposed EA optimization method, our synthesised circuits outperform the winner in IWLS 2023 competition.Guidelines:• The answer NA means that the abstract and introduction do not include the claims made in the paper. • The abstract and/or introduction should clearly state the claims made, including the contributions made in the paper and important assumptions and limitations. A No or NA answer to this question will not be perceived well by the reviewers. • The claims made should match theoretical and experimental results, and reflect how much the results can be expected to generalize to other • It is fine to include aspirational goals as motivation as long as it is clear that these goals are not attained by the paper.Justification: We have reviewed and conformed with the Code of Ethics.Guidelines:• The answer NA means that the authors have not reviewed the NeurIPS Code of Ethics.• If the authors answer No, they should explain the special circumstances that require a deviation from the Code of Ethics. • The authors should make sure to preserve anonymity (e.g., if there is a special consideration due to laws or regulations in their jurisdiction). 


Decision: The paper studies the logic synthesis (LS) task for integrated circuit design. It thoroughly analyzes current methods and identifies some key limitations: overfitting to skip connections, structure bias, and imbalanced learning difficulties. To tackle these limitations, the author develops a generation method that adds regularization of skip connections, a prior on the shape of the circuit (triangle shape), transforms truth tables, and adapts a loss function. They also propose a circuit optimization step that utilizes reinforcement learning and evolutionary optimization. Experiments demonstrate that T-Net outperforms state-of-the-art methods in generating precise and scalable circuits. The reviews generally appreciate the thorough analysis of current methods and the contribution of the T-Net method. Some concerns have been raised about the soundness of the experiment. The author has addressed them with more results.

Reviews: review: paper_summary: paper_summary: The paper tackles the challenges in logic synthesis (LS) for integrated circuit design by proposing a novel neural circuit generation framework. Traditional LS methods rely on heuristics, which can be suboptimal and inefficient. The authors revisit differentiable neural architecture search (DNAS) methods and identify key limitations: overfitting to skip-connections, structure bias, and imbalanced learning difficulties. To overcome these, they introduce T-Net, a regularized triangle-shaped network architecture with a multi-label transformation of training data and a regularized training loss function. Additionally, the paper propose an evolutionary algorithm assisted by reinforcement learning for neural circuit optimization. Extensive experiments demonstrate that T-Net outperforms state-of-the-art methods in generating precise and scalable circuits.
strength_weakness: strength_weakness: 1. The multi-label transformation and regularized loss functions added additional complexity and reduces the efficiency of the model. 
2. More justifications are required for the evolutionary algorithm + reinforcement learning method for the circuit optimization process.
minor: extra space after line 384 "T"
questions: questions: 1. How the proposed T-Net compare to previous SOTA in terms of model size, latency, energy efficiency etc?
2. Why no parameter for Appendix Table 7 &st?
limitations: limitations: No significant negative societal impact
paper_summary: paper_summary: Existing DNAS methods face challenges in accurately generating circuits, particularly with large-scale circuits, and exhibit high sensitivity to random initialization. To address these challenges, this paper proposes a framework named T-Net. The experiments demonstrate that T-Net can precisely generate large bit-width circuits and that the generated circuits show a significant improvement in circuit area compared to traditional methods.
strength_weakness: strength_weakness: The experimental section raises some concerns. 

1. The paper evaluates T-Net using circuits from four benchmarks: Espresso, LogicNets, Random, and Arithmetic. However, the results seem curated, as the paper does not provide results for specific cases such as Espresso 1, Espresso 2, Espresso 5, and Espresso 6. 
2. The paper claims that T-Net is a state-of-the-art approach based on 72 competitive winners in the IWLS 2022 and 2023 competitions. Additionally, the paper mentions re-implementing DNAS Skip by Google DeepMind for the IWLS 2023 competition. However, the authors should compare T-Net with DNAS Skip on the IWLS benchmark using Google DeepMind's results for a more robust comparison.
questions: questions: 1. Please include more cases from the four benchmarks (Espresso, LogicNets, Random, and Arithmetic) to make the experiment more convincing.
2. Please provide a comparison with Google DeepMind's DNAS Skip on the IWLS benchmark, given the claim that T-Net is state-of-the-art in IWLS 2022 and 2023.
limitations: limitations: Yes, the authors have stated the limitations of their work.
paper_summary: paper_summary: The manuscript describes a method to synthesize logic circuits using neural architecture search (NAS). The authors first evaluate some
short-comings of earlier approaches and develop a generation method that adds regularization of skip connections, a prior on the shape of the circuit (triangle shape), transforms truth tables, and adapts a loss function. They also propose a circuit optimization step which
utilizes reinforcement learning and evolutionary optimization. They use a number of benchmarks to show that the circuit generation performs very well compared to earlier NAS methods, in particular for larger circuit sizes. For the circuit optimization, the proposed method is similar or slightly better to the state-of-the-art.
strength_weakness: strength_weakness: - The paper is poorly written in a sense that all relevant methods and many essential details and text sections are pushed into the appendix (that is almost 10 pages long). The main text reads just like a long introduction and discussion. It is not possible to follow what exactly was done when reading only the main text. This is not in line with the 9 page requirement. The appendix should be reserved for truly supplementary data and proofs.

- The paper motivates with saying that differential neural architecture search (DNAS) has weaknesses such as producing
excessive skip-connections. However, it turns out that this is (1)  not a problem of DNAS per se, but just an inadequate way to setup up
and perform the DNAS. In fact, the authors' method also employs  DNAS but just adds some additional constraints and modifies the loss  and adds regularization. Thus the motivation is misleading.  Moreover, (2), as the authors acknowledge, this "curse of skip
connection" is actually a known issue and already has been addressed by others (e.g. Darts). So there is little novelty in this section.

- The math description e.g. in general is very poor, for instance in section 5.2 (Eq 2) proper math symbols should be used instead of
  "in", "out", "unit" etc. It is also not clear what the indeces mean,  for instance "unit^{l, k, p}" is a tensor with dimension l x K ? So
  it is just a matrix? What is the third index (p) then? Also there is  no equation in the main text for the loss and other details, such as
  the evolutionary and RL approaches, making it impossible to follow what actually was done exactly.

- Prior approaches to the problem are not well explained in the main text (only a section in the appendix).

- From the ablation study it seems that regularizing the skip connections has by far the most impact, while the loss adaption and
  the triangle shape prior improves only relatively little. Given, that the  skip-connection issues was already addressed by others, it seems
  that the contribution of the study is somewhat incremental.
questions: questions: See above
limitations: limitations: Limitations are addressed.
paper_summary: paper_summary: The paper studies the application of differentiable neural architecture search (DNAS) to the problem of logic synthesis from input-output examples. The authors first analyze several challenges when directly applying existing DNAS methods to the problem. Based on those findings three modifications are proposed: (1) A transformation of the input-output examples that decreases the number of input and increases the number of output variabels. (2) Changing the network search space from rectangular to triangular shaped to be more aligned with typical network shapes. (3) Adding a regularization to avoid overfitting to shallow circuits and adding weights to the loss of positive and negative examples. In addition to adapting DNAS methods, the authors present a neural circuit optimization postprocess which learns a sequence of circuit operations to optimize the size of the circuit. The sequence is learned with reinforcement learning and an evolutionary algorithm. In an experimental evaluation, the authors demonstrate that both the modification of the DNAS method and the circuit optimization postprocess yield large gains in terms of correctness and circuit size.
strength_weakness: strength_weakness: - Large parts of the paper rely on previous work for the background of the problem and the method itself. For example, the paper does not formally introduce the logic synthesis problem from input-output examples, nor does the paper introduce the notion of differentiable neural architecture search. The exact method of relaxing a logic neural network for training and discretizing for evaluation only becomes evident in the second half of the paper (Section 5.2), making it difficult to understand the first half on motivating challenges. Another difficulty in following the paper is that the authors refer to the appendix for many aspects of the approach. For example, experiments on the motivating challenges, the implementation of the newly introduced regularization and weighted loss, and details on the circuit optimization in general can only be found in the appendix.
- Since the authors already compare with the top winners from the IWLS contests, it is not clear to me why they do not evaluate the IWLS benchmarks. Instead, the authors choose a smaller (potentially less challenging) set of benchmarks without providing insights into how the benchmarks were selected.
questions: questions: Is the circuit optimization evaluated on top of T-Net or is the input circuit obtained in a different way?
limitations: limitations: The authors only discuss the GPU requirement as a limitation such that important aspects are missing from the discussion. For example, even though T-Net largely improves on accuracy compared to previous methods, it is not guaranteed to reach perfect accuracy.

Comments: title: Thanks for the response
Eagerly await your valuable feedback
Eagerly await your valuable feedback
Eagerly await your valuable feedback
Eagerly await your valuable feedback
Evaluation on the full IWLS benchmark set (3/3)
Evaluation on the full IWLS benchmark set (2/3)
Evaluation on the full IWLS benchmark set (1/3)
Response to Reviewer gSL5--Looking forward to your further feedback
Response to Reviewer qf83--Looking forward to your further feedback
Response to Reviewer PMQo
Further Response to Reviewer Qczw (2/2)
Further Response to Reviewer Qczw (1/2)
comment: Dear Reviewer gSL5

Thank you for your kind support and valuable feedback on our paper! Your invaluable comments and constructive suggestions have not only strengthened our work but have also greatly enhanced the clarity and depth of our manuscript.
Thanks for the detailed response. I appreciate the additional experiments on overhead, model size, latency, energy efficiency. I raise my score accordingly,
Dear Reviewer gSL5,

We would like to express our sincere gratitude once again for your positive feedback, insightful comments, and constructive suggestions. Your guidance has been invaluable in helping us improve the quality of our work!

We are writing to gently remind you that **the author-reviewer discussion period will end in less than 24 hours**. We eagerly await your feedback **to understand if our responses have adequately addressed your concerns**. **If so, we would deeply appreciate it if you could raise your score**. If not, we are eager to address any additional queries you might have, which will enable us to further enhance our work.

Once again, thank you for your kind support and constructive suggestions!

Best,

Authors
Dear Reviewer qf83

Thank you for your kind support and valuable feedback on our paper! Your invaluable comments and constructive suggestions have not only strengthened our work but have also greatly enhanced the clarity and depth of our manuscript.
Dear Reviewer Qczw

We sincerely appreciate the time you have taken to re-evaluate our work and update your score! Your invaluable comments and constructive suggestions have not only strengthened our work but have also greatly enhanced the clarity and depth of our manuscript.
I appreciate the effort the authors put into the improvement and additional analysis, and also the initially poor math presentation seems to be improved. While I still think that the study would rather fit a more targeted audience as the contribution in terms of ML/AI is somewhat limited, I acknowledge that there still is some novelty e.g. in the idea of the T-shaped structure and the form of the skip connection regularization. Thus, I am willing to raise my score to 5 in light of the additional analysis and improvements.
I would like to thank the authors for the additional experiments. They provide a full and transparent evaluation of the method. I will raise my score accordingly and encourage the authors to include the results on all IWLS benchmarks into the paper.
Dear Reviewer Qczw,

We would like to extend our sincere gratitude for the time and effort you have devoted to reviewing our submission. Your insightful comments and constructive suggestions have been invaluable to us, guiding us in improving the quality of our work! With sincere dedication, we have carefully addressed your remaining concerns on **contribution**, **novelty** and, **improvements**, as detailed in our preceding responses—in response to your invaluable comments.

As **the author-reviewer discussion period will end in less than 36 hours**, we humbly request any further feedback you may kindly offer. Your kind guidance will significantly enhance the quality of our submission. We fully acknowledge that you may have competing priorities, but even brief feedback would immensely assist us in gauging if our responses have adequately addressed your concerns, thus facilitating our research endeavors.

Once again, we extend our heartfelt thanks for your participation in the discussion, and eagerly await your valuable feedback.

Best,

Authors
Dear Reviewer qf83,

We would like to extend our sincere gratitude for the time and effort you have devoted to reviewing our submission. Your insightful comments and constructive suggestions have been invaluable to us, guiding us in improving the quality of our work! With sincere dedication, we have provided **the evaluation on the full IWLS benchmark** in response to your invaluable comments.

As **the author-reviewer discussion period will end in less than 36 hours**, we humbly request any further feedback you may kindly offer. Your kind guidance will significantly enhance the quality of our submission. We fully acknowledge that you may have competing priorities, but even brief feedback would immensely assist us in gauging if our responses have adequately addressed your concerns, thus facilitating our research endeavors.

Once again, we extend our heartfelt thanks for your participation in the discussion, and eagerly await your valuable feedback.

Best,

Authors
Dear Reviewer gSL5,

We would like to extend our sincere gratitude for the time and effort you have devoted to reviewing our submission. Your positive feedback, insightful comments, and constructive suggestions have been invaluable to us, guiding us in improving the quality of our work!

We are writing to gently remind you that **the author-reviewer discussion period will end in less than 36 hours**. We eagerly await your feedback to understand if our responses have adequately addressed all your concerns. *If so, we would deeply appreciate it if you could raise your score*. If not, we are eager to address any additional queries you might have, which will enable us to enhance our work further.

Once again, thank you for your guidance and support.

Best,

Authors
|  | Generation |  |  | Optimization |  |  |  | Improvement(%) |  |  |  |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|
| IWLS | SOP | T-Net | Impr.(%)↑ | EPFL | TUW | Google | Ours | v.s. EPFL | v.s. TUW | v.s. Google | Google-5 Corner Cases |
| ex50 | 35 | 25 | 28.57 | 18 | 18 | 18 | 18 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex51 | 97 | 91 | 6.19 | 32 | 28 | 26 | 26 | 18.75 | 7.14 | 0.00 | 0.00 |
| ex52 | 24 | 24 | 0.00 | 19 | 19 | 19 | 18 | 5.26 | 5.26 | 5.26 | 5.26 |
| ex53 | 82 | 81 | 1.22 | 42 | 36 | 35 | 34 | 19.05 | 5.56 | 2.86 | 2.86 |
| ex54 | 14 | 14 | 0.00 | 13 | 12 | 12 | 12 | 7.69 | 0.00 | 0.00 | 0.00 |
| ex55 | 316 | 254 | 19.62 | 170 | 128 | 115 | 105 | 38.24 | 17.97 | 8.70 | 8.70 |
| ex56 | 70 | 61 | 12.86 | 29 | 29 | 29 | 29 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex57 | 1342 | 531 | 60.43 | 242 | 160 | 81 | 80 | 66.94 | 50.00 | 1.23 | 1.23 |
| ex58 | 209 | 218 | -4.31 | 92 | 84 | 77 | 71 | 22.83 | 15.48 | 7.79 | 7.79 |
| ex59 | 899 | 787 | 12.46 | 287 | 240 | 182 | 223 | 22.30 | 7.08 | -22.53 | -22.53 |
| ex60 | 139 | 128 | 7.91 | 73 | 61 | 56 | 51 | 30.14 | 16.39 | 8.93 | 8.93 |
| ex61 | 4998 | 4804 | 3.88 | 2129 | 2511 | 1319 | 1588 | 25.41 | 36.76 | -20.39 | -20.39 |
| ex62 | 114 | 110 | 3.51 | 40 | 40 | 40 | 40 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex63 | 17501 | 15536 | 11.23 | 2316 | 1547 | 168 | 934 | 59.67 | 39.63 | -455.95 | N/A |
| ex64 | 1390 | 1195 | 14.03 | 452 | 453 | 317 | 383 | 15.27 | 15.45 | -20.82 | -20.82 |
| ex65 | 8981 | 7843 | 12.67 | 3054 | 3284 | 1182 | 1576 | 48.40 | 52.01 | -33.33 | -33.33 |
| ex66 | 957 | 764 | 20.17 | 361 | 351 | 239 | 303 | 16.07 | 13.68 | -26.78 | -26.78 |
| ex67 | 10855 | 9336 | 13.99 | 4911 | 6053 | 5373 | 4787 | 2.52 | 20.92 | 10.91 | 10.91 |
| ex68 | 925 | 584 | 36.86 | 266 | 196 | 118 | 111 | 58.27 | 43.37 | 5.93 | 5.93 |
| ex69 | 894 | 826 | 7.61 | 245 | 219 | 106 | 111 | 54.69 | 49.32 | -4.72 | -4.72 |
| ex70 | 1414 | 837 | 40.81 | 263 | 182 | 92 | 97 | 63.12 | 46.70 | -5.43 | -5.43 |
| ex71 | 1231 | 1107 | 10.07 | 369 | 421 | 137 | 244 | 33.88 | 42.04 | -78.10 | N/A |
| ex72 | 2643 | 1449 | 45.18 | 456 | 363 | 142 | 142 | 68.86 | 60.88 | 0.00 | 0.00 |
| ex73 | 966 | 374 | 61.28 | 208 | 106 | 89 | 90 | 56.73 | 15.09 | -1.12 | -1.12 |
| ex74 | 2955 | 2553 | 13.60 | 468 | 981 | 226 | 532 | -13.68 | 45.77 | -135.40 | N/A |
| ex75 | 2313 | 967 | 58.19 | 489 | 479 | 175 | 354 | 27.61 | 26.10 | -102.29 | N/A |
| ex76 | 808 | 636 | 21.29 | 246 | 206 | 167 | 154 | 37.40 | 25.24 | 7.78 | 7.78 |
| ex77 | 967 | 828 | 14.37 | 319 | 313 | 224 | 203 | 36.36 | 35.14 | 9.38 | 9.38 |
| ex78 | 1029 | 975 | 5.25 | 369 | 375 | 290 | 288 | 21.95 | 23.20 | 0.69 | 0.69 |
| ex79 | 1190 | 1042 | 12.44 | 365 | 466 | 188 | 324 | 11.23 | 30.47 | -72.34 | N/A |
| ex80 | 2689 | 2357 | 12.35 | 627 | 506 | 435 | 461 | 26.48 | 8.89 | -5.98 | -5.98 |
| ex81 | 1203 | 1088 | 9.56 | 355 | 338 | 215 | 237 | 33.24 | 29.88 | -10.23 | -10.23 |
| ex82 | 3040 | 2630 | 13.49 | 666 | 950 | 568 | 538 | 19.22 | 43.37 | 5.28 | 5.28 |
| ex83 | 2821 | 2623 | 7.02 | 856 | 1171 | 653 | 550 | 35.75 | 53.03 | 15.77 | 15.77 |
| ex84 | 292 | 254 | 13.01 | 138 | 118 | 112 | 108 | 21.74 | 8.47 | 3.57 | 3.57 |
| ex85 | 509 | 467 | 8.25 | 206 | 188 | 168 | 161 | 21.84 | 14.36 | 4.17 | 4.17 |
| ex86 | 406 | 399 | 1.72 | 181 | 155 | 146 | 125 | 30.94 | 19.35 | 14.38 | 14.38 |
| ex87 | 992 | 741 | 25.30 | 395 | 437 | 322 | 318 | 19.49 | 27.23 | 1.24 | 1.24 |
| ex88 | 949 | 724 | 23.71 | 331 | 326 | 261 | 254 | 23.26 | 22.09 | 2.68 | 2.68 |
| ex89 | 941 | 611 | 35.07 | 212 | 187 | 172 | 165 | 22.17 | 11.76 | 4.07 | 4.07 |
| ex90 | 1965 | 1714 | 12.77 | 510 | 663 | 413 | 427 | 16.27 | 35.60 | -3.39 | -3.39 |
| ex91 | 838 | 746 | 10.98 | 275 | 230 | 200 | 198 | 28.00 | 13.91 | 1.00 | 1.00 |
| ex92 | 51 | 69 | -35.29 | 30 | 29 | 29 | 29 | 3.33 | 0.00 | 0.00 | 0.00 |
| ex93 | 73 | 69 | 5.48 | 43 | 40 | 41 | 39 | 9.30 | 2.50 | 4.88 | 4.88 |
| ex94 | 100 | 86 | 14.00 | 39 | 33 | 33 | 33 | 15.38 | 0.00 | 0.00 | 0.00 |
| ex95 | 152 | 140 | 7.89 | 66 | 61 | 62 | 56 | 15.15 | 8.20 | 9.68 | 9.68 |
| ex96 | 240 | 188 | 21.67 | 77 | 71 | 70 | 66 | 14.29 | 7.04 | 5.71 | 5.71 |
| ex97 | 194 | 160 | 17.53 | 72 | 60 | 61 | 55 | 23.61 | 8.33 | 9.84 | 9.84 |
| ex98 | 599 | 445 | 25.71 | 142 | 138 | 128 | 123 | 13.38 | 10.87 | 3.91 | 3.91 |
| ex99 | 228 | 257 | -12.72 | 87 | 78 | 79 | 72 | 17.24 | 7.69 | 8.86 | 8.86 |
| **Average** | 1094.79 | 929.66 | **8.78** | 325.41 | 338.02 | 238.15 | 252.15 | **17.02** | **10.70** | -9.26 | **-0.86** |
Table 2. Our method **reduces circuit sizes** by an average of **8.78%** compared to SOP, **17.02%** compared to the IWLS 2022 first-place team (EPFL), and **10.7%** compared to the IWLS 2023 second-place team (TUW). Our method does not fully outperform the IWLS 2023 first-place team (Google) due to **limited optimization time** of our method (**1 week versus 3 weeks**). Nevertheless, it's important to note that when excluding just five corner cases, our method **achieves comparable circuit sizes to the IWLS 2023 first-place team while using only one-third of the optimization time**, highlighting the strong performance of our approach.
|  | Generation |  |  | Optimization |  |  |  | Improvement(%) |  |  |  |
|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|:---:|
| IWLS | SOP | T-Net | Impr.(%)↑ | EPFL | TUW | Google | Ours | v.s. EPFL | v.s. TUW | v.s. Google | Google-5 Corner Cases |
| ex00 | 39 | 34 | 12.82 | 26 | 22 | 23 | 21 | 19.23 | 4.55 | 8.70 | 8.70 |
| ex01 | 44 | 41 | 6.82 | 32 | 25 | 24 | 24 | 25.00 | 4.00 | 0.00 | 0.00 |
| ex02 | 149 | 143 | 4.03 | 97 | 78 | 69 | 69 | 28.87 | 11.54 | 0.00 | 0.00 |
| ex03 | 75 | 75 | 0.00 | 24 | 24 | 24 | 24 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex04 | 586 | 494 | 15.70 | 312 | 343 | 287 | 367 | -17.63 | -7.00 | -27.87 | -27.87 |
| ex05 | 168 | 117 | 30.36 | 44 | 40 | 38 | 37 | 15.91 | 7.50 | 2.63 | 2.63 |
| ex06 | 2267 | 2065 | 8.91 | 1056 | 1269 | 1075 | 961 | 9.00 | 24.27 | 10.60 | 10.60 |
| ex07 | 1327 | 1256 | 5.35 | 183 | 129 | 112 | 107 | 41.53 | 17.05 | 4.46 | 4.46 |
| ex08 | 1074 | 842 | 21.60 | 564 | 558 | 567 | 501 | 11.17 | 10.22 | 11.64 | 11.64 |
| ex09 | 1095 | 819 | 25.21 | 561 | 570 | 538 | 504 | 10.16 | 11.58 | 6.32 | 6.32 |
| ex10 | 12 | 13 | -8.33 | 10 | 10 | 10 | 10 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex11 | 26 | 30 | -15.38 | 20 | 20 | 20 | 20 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex12 | 44 | 53 | -20.45 | 32 | 30 | 30 | 30 | 6.25 | 0.00 | 0.00 | 0.00 |
| ex13 | 66 | 106 | -60.61 | 48 | 40 | 42 | 42 | 12.50 | -5.00 | 0.00 | 0.00 |
| ex14 | 94 | 144 | -53.19 | 68 | 52 | 52 | 56 | 17.65 | -7.69 | -7.69 | -7.69 |
| ex15 | 126 | 226 | -79.37 | 92 | 68 | 72 | 74 | 19.57 | -8.82 | -2.78 | -2.78 |
| ex16 | 32 | 34 | -6.25 | 18 | 18 | 18 | 18 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex17 | 59 | 61 | -3.39 | 24 | 24 | 24 | 24 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex18 | 99 | 75 | 24.24 | 32 | 32 | 32 | 32 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex19 | 131 | 166 | -26.72 | 38 | 38 | 38 | 38 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex20 | 195 | 217 | -11.28 | 60 | 50 | 46 | 52 | 13.33 | -4.00 | -13.04 | -13.04 |
| ex21 | 240 | 206 | 14.17 | 70 | 58 | 56 | 60 | 14.29 | -3.45 | -7.14 | -7.14 |
| ex22 | 336 | 382 | -13.69 | 86 | 70 | 63 | 68 | 20.93 | 2.86 | -7.94 | -7.94 |
| ex23 | 386 | 463 | -19.95 | 104 | 78 | 72 | 94 | 9.62 | -20.51 | -30.56 | -30.56 |
| ex24 | 440 | 626 | -42.27 | 116 | 90 | 106 | 102 | 12.07 | -13.33 | 3.77 | 3.77 |
| ex25 | 587 | 877 | -49.40 | 146 | 102 | 90 | 124 | 15.07 | -21.57 | -37.78 | -37.78 |
| ex26 | 741 | 944 | -27.40 | 163 | 114 | 122 | 159 | 2.45 | -39.47 | -30.33 | -30.33 |
| ex27 | 841 | 1242 | -47.68 | 183 | 178 | 138 | 174 | 4.92 | 2.25 | -26.09 | -26.09 |
| ex28 | 141 | 123 | 12.77 | 39 | 39 | 39 | 39 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex29 | 71 | 85 | -19.72 | 39 | 35 | 35 | 35 | 10.26 | 0.00 | 0.00 | 0.00 |
| ex30 | 1159 | 207 | 82.14 | 68 | 68 | 68 | 68 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex31 | 2858 | 2604 | 8.89 | 1372 | 1364 | 1280 | 1293 | 5.76 | 5.21 | -1.02 | -1.02 |
| ex32 | 65 | 90 | -38.46 | 46 | 44 | 45 | 44 | 4.35 | 0.00 | 2.22 | 2.22 |
| ex33 | 205 | 155 | 24.39 | 79 | 70 | 72 | 69 | 12.66 | 1.43 | 4.17 | 4.17 |
| ex34 | 187 | 140 | 25.13 | 48 | 46 | 44 | 46 | 4.17 | 0.00 | -4.55 | -4.55 |
| ex35 | 17 | 18 | -5.88 | 16 | 15 | 16 | 15 | 6.25 | 0.00 | 6.25 | 6.25 |
| ex36 | 3220 | 2954 | 8.26 | 1345 | 1501 | 1590 | 1519 | -12.94 | -1.20 | 4.47 | 4.47 |
| ex37 | 482 | 334 | 30.71 | 152 | 138 | 141 | 139 | 8.55 | -0.72 | 1.42 | 1.42 |
| ex38 | 72 | 60 | 16.67 | 29 | 27 | 27 | 27 | 6.90 | 0.00 | 0.00 | 0.00 |
| ex39 | 1224 | 544 | 55.56 | 220 | 191 | 181 | 153 | 30.45 | 19.90 | 15.47 | 15.47 |
| ex40 | 960 | 853 | 11.15 | 197 | 180 | 183 | 175 | 11.17 | 2.78 | 4.37 | 4.37 |
| ex41 | 43 | 34 | 20.93 | 17 | 17 | 17 | 17 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex42 | 116 | 90 | 22.41 | 28 | 28 | 28 | 28 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex43 | 172 | 105 | 38.95 | 37 | 37 | 37 | 37 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex44 | 172 | 139 | 19.19 | 59 | 52 | 51 | 47 | 20.34 | 9.62 | 7.84 | 7.84 |
| ex45 | 944 | 809 | 14.30 | 196 | 179 | 186 | 175 | 10.71 | 2.23 | 5.91 | 5.91 |
| ex46 | 55 | 50 | 9.09 | 32 | 31 | 31 | 31 | 3.13 | 0.00 | 0.00 | 0.00 |
| ex47 | 129 | 37 | 71.32 | 25 | 25 | 25 | 25 | 0.00 | 0.00 | 0.00 | 0.00 |
| ex48 | 2135 | 1913 | 10.40 | 598 | 406 | 482 | 459 | 23.24 | -13.05 | 4.77 | 4.77 |
| ex49 | 133 | 123 | 7.52 | 39 | 39 | 39 | 39 | 0.00 | 0.00 | 0.00 | 0.00 |
Dear Reviewer qf83

We would like to extend our sincere gratitude for the time and effort you have devoted to reviewing our submission. Your insightful comments and constructive suggestions have been invaluable to us, guiding us in improving the quality of our work!

> **Remark**: Since the rebuttal phase, we **have been actively expanding our experiments to include the entire IWLS benchmark**. However, due to **limited time and computational resources**, we have to manage to keep the optimization time for each circuit **within a week**. In contrast, the SOTA method from Google, which we are comparing against, is reported to take **3 weeks per circuit** to optimize.

We have presented the results of our method on the **full benchmark** compared to the top IWLS winners in Tables 1 and 2 as follows. As shown in Table 1, our method **significantly outperforms the top IWLS winners**, including the IWLS 2022 first-place team (EPFL), the IWLS 2023 first-place team (Google), and the IWLS 2023 second-place team (TUW), **in terms of the number of Wins** (smaller circuit sizes). Moreover, Table 2 provides a detailed comparison for each circuit, demonstrating that our method **reduces circuit sizes** by an average of **8.78%** compared to SOP, **17.02%** compared to the IWLS 2022 first-place team (EPFL), and **10.7%** compared to the IWLS 2023 second-place team (TUW).

Our method does not fully outperform the IWLS 2023 first-place team (Google) due to **limited optimization time** (**1 week versus 3 weeks**). Nevertheless, it's important to note that when excluding just five corner cases, our method **achieves comparable circuit sizes to the IWLS 2023 first-place team while using only one-third of the optimization time**, highlighting the strong performance of our approach.

We sincerely hope that our results on the full IWLS benchmark has adequately addressed your concerns. **If so, we would deeply appreciate it if you could raise your score**. If there are any further questions or concerns, we would be more than willing to address them in order to further enhance the quality of our submission.

Table 1. We report **the number of Wins** of our method (smaller circuit sizes) compared to the IWLS 2022 first-place team (EPFL), the IWLS 2023 first-place (Google) and second-place (TUW) teams, on the **full IWLS benchmark** set. 
|  | Generation | Optimization |  |  |
|:---:|:---:|:---:|:---:|:---:|
|  | SOP | EPFL | TUW | Google |
| **Ours Wins** | **75**/100 | **80**/100 | **60**/100 | **43**/100 |
| **Ours Ties** | 3/100 | 17/100 | 27/100 | 29/100 |
| **Ours Loses** | 22/100 | 3/100 | 13/100 | 28/100 |

Due to limited space, please refer to the next two pages for Table 2.
I would like to thank the authors for their text revisions and the evaluation of the additional IWLS benchmarks. I believe the proposed revisions will improve the presentation of the paper. The evaluation of the additional benchmark further strengthens the experimental results. However, the additional benchmarks are again a subset of the IWLS competition benchmarks. I am still concerned that the method is not compared on the full benchmark set.
Dear Reviewer gSL5,

We are writing as the authors of the paper "Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework" (ID: 17130). 

We sincerely thank you once more for your insightful comments and kind support! We are writing to gently remind you that **the deadline for the author-reviewer discussion period is approaching** (due on Aug 13). We eagerly await your feedback to understand if our responses have adequately addressed all your concerns. *If so, we would deeply appreciate it if you could raise your score*. If not, we are eager to address any additional queries you might have, which will enable us to enhance our work further. 

Once again, thank you for your guidance and support.

Best,

Authors
Dear Reviewer qf83,

We are writing as the authors of the paper "Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework" (ID: 17130). 

We sincerely thank you once more for your insightful comments and kind support! We are writing to gently remind you that **the deadline for the author-reviewer discussion period is approaching** (due on Aug 13). We eagerly await your feedback to understand if our responses have adequately addressed all your concerns. *If so, we would deeply appreciate it if you could raise your score*. If not, we are eager to address any additional queries you might have, which will enable us to enhance our work further. 

Once again, thank you for your guidance and support.

Best,

Authors
Dear Reviewer PMQo,

Thank you again for your insightful comments and constructive suggestions. We deeply appreciate your decision to raise your evaluation score.
## Novelty over Existing DNAS Methods

**Distinct Motivations** Traditional DNAS methods are designed to automate the discovery of deep neural network architectures that excel in specific deep learning tasks, such as image classification. In contrast, our work focuses on automating the discovery of circuit graph structures that fully satisfy a given truth table. Unlike traditional NAS tasks, our circuit generation task requires **achieving 100% accuracy** and **producing circuits as compact as possible**, which introduces unique challenges when applying DNAS methods to circuit generation. In this paper, we offer several insightful observations and highlight key challenges, including the curse of skip connections, structural biases in circuits, and the varying difficulties in learning different input-output examples, through detailed analysis.

**A Novel Scalable Neural Circuit Generation Framework** Our framework systematically addresses the identified challenges across four key dimensions: input dataset, network architecture, regularization, and training loss. 

**(1) Input Dataset:** To significantly enhance the scalability of our method, we leverage the Shannon decomposition theorem to divide the complete truth table into multiple sub-truth tables. (Each row in the truth table represents an input-output pair, indicating the circuit's output for a given input. We treat the truth table as a training dataset comprising all these input-output pairs.) This approach **significantly reduces the dataset size our method needs to process, thereby lowering the learning complexity.**

**(2) Network Architecture:** We observe that the distribution of nodes across circuit layers generally follows a triangular pattern, known as the structure bias of circuits. To take advantage of this structure bias, we propose a triangle-shaped network architecture, which significantly reduces both the network size and the size of the generated circuits.

**(3) Regularization:** To address the challenges posed by skip connections, we propose a novel layer-aware regularized skip-connection technique that effectively improves generation accuracy. While the concept of regularizing skip connections is similar to that in some existing DNAS methods, our technique specifically focuses on balancing skip connections across different layers, whereas existing methods aim to balance skip connections with other operations.

**(4) Training Loss:** We observed significant variation in learning difficulty among different input-output pairs due to varying complexities in circuit functionalities. Building on this insight, we propose a Boolean Hardness-Aware Loss, which significantly improves generation accuracy.

## Improvements of state of the art

Extensive experiments demonstrate that our method significantly outperforms state-of-the-art methods in terms of both generation accuracy and circuit size. (Reviewer qf83 commented in Strengths that "The size of the circuits is evaluated in comparison with the top teams from recent IWLS contests. The winners of IWLS can be considered state-of-the-art methods and the experimental evaluation demonstrates substantial improvements over them." Reviewer gSL5 commented in Strengths that "Extensive experiments on multiple benchmarks show that T-Net significantly outperforms state-of-the-art methods, with improvements in both circuit accuracy and size.")

**Accuracy Improvement:** Unlike traditional deep learning tasks, we emphasize that achieving 99% accuracy can be significantly worse than achieving 100% accuracy in the context of circuit generation. As illustrated in the followingTable, a 1% accuracy gap can lead to more than a twofold difference in circuit size.

| Benchmark | IWLS | Acc. (%) | Init Node | Acc. (%) | Init Node |
|:---:|:---:|:---:|:---:|:---:|:---:|
| LogicNets | ex73 | 100 | 374 | 99 | 723 |
| Espresso | ex30 | 100 | 207 | 99 | 2275 |
| LogicNets | ex97 | 100 | 160 | 99 | 409 |

**Circuit Optimization Improvement:** We evaluate the circuit sizes in comparison with those achieved by top teams from recent IWLS contests. Notably, the winners of IWLS represent strong state-of-the-art methods, whereas our approach demonstrates significant improvements over them. (Reviewer qf83 commented in Strengths that "The size of the circuits is evaluated in comparison with the top teams from recent IWLS contests. The winners of IWLS can be considered state-of-the-art methods and the experimental evaluation demonstrates substantial improvements over them.")
We would like to express our sincere gratitude once again for your valuable feedback and constructive suggestions. We have made detailed clarifications regarding our contributions, novelty, and the improvements over the state-of-the-art. We sincerely hope that our additional response has adequately addressed your concerns. If so, we would greatly appreciate your consideration in raising the score. If there are any remaining concerns, please let us know, and we will continue to actively address your comments and work on improving our submission.

## Contributions 

- To the best of our knowledge, we are **the first to conduct an extensive study** on the application of differentiable neural architecture search (DNAS) to circuit generation, which **provides valuable insights** for both hardware design researchers and AI researchers in the field of neural architecture search. (Reviewer qf83 commented in Strengths that "Recent International Workshop on Logic & Synthesis (IWLS) contest results sparked interest in the application of neural architecture search (NAS) to logic synthesis. To the best of my knowledge, this paper is **the first to extensively study** this promising combination.")

- Through detailed analysis, we present several **insightful observations** regarding the specific challenges of directly applying classical DNAS methods (e.g., DARTS) to circuit generation, including the curse of skip connections, structural biases in circuits, and the varying learning difficulties of different input-output examples. (Reviewer PMQo commented in Strengths that "Through a **detailed analysis**, the paper presents **insightful observations** that underpin current challenges". Reviewer qf83 commented in Strengths that "The paper first presents **valuable insights** into the challenges of applying the NAS methods as is." Reviewer gSL5 commented in Strengths that "The paper provides a detailed sensitivity analysis of using DNAS for logic synthesis, which gives **valuable insights** into overfitting, structure bias, and learning difficulties, etc.")

- We propose a novel regularized triangle-shaped circuit network generation framework, called T-Net, which significantly enhances generation accuracy and scales effectively to large circuits. (Reviewer PMQo commented in Strengths that "The proposed T-Net **highlights its capability to generate exact circuits and precisely generate large bit-width circuits**." Reviewer gSL5 commented in Strengths that "The introduction of T-Net, a regularized triangle-shaped network architecture, **addresses significant limitations** in existing DNAS methods, improving the accuracy and scalability of neural circuit generation.") 
- Extensive experiments demonstrate our method **significantly outperforms** state-of-the-art methods in terms of both generation accuracy and circuit size. (Reviewer qf83 commented in Strengths that "The size of the circuits is evaluated in comparison with the top teams from recent IWLS contests. The winners of IWLS can be considered state-of-the-art methods and the experimental evaluation demonstrates **substantial improvements** over them." Reviewer gSL5 commented in Strengths that "Extensive experiments on multiple benchmarks show that T-Net **significantly outperforms** state-of-the-art methods, with improvements in both circuit accuracy and size.")
Many thanks for the detailed responses. I don't have any further questions. I will keep my original score, as it seems that the level of contribution, novelty, and improvements of state of the art would fit better a more targeted conference or journal.
Thank you for adding additional experiments, which further validate the performance of the proposed solution. I'll raise my score accordingly.