Yes, multiple clock sources can be acquired using a single logic analyzer as long as the active clock edges are the minimum sample time (either 2ns or 4ns depending on module model). *Minimum sample interval is 4ns for TLA6xx Series, TLA704 and older modules.