The essential features of the Verilog language for digital circuit design include behavioural modelling, structural modelling, and switch level modelling. It supports both synchronous and asynchronous communications. Verilog has the capability to simulate and synthesise complex digital and mixed-signal systems.