Instruction level parallelism in Superscalar Architecture is achieved by simultaneously executing multiple instructions from a single process thread during a single clock cycle. This is facilitated by hardware features such as multiple execution units and advanced instruction pipelining.