Yes, we can support MAX96705 + MAX9288. The MAX96705 must use DBL = 1. Therefore the MAX9288 needs to be in “normal” mode (not muxed). Also the crossbar switches and double alignment need to be set. The SOC here needs to be able to output signal in DBL mode, meaning two parallel clock for one pixel data, since MAX96705 has limited Dx input pins.