50MHz is too high for this reference clock. The bits RDIV can be adjusted to keep PLL input frequency in the range of 50KHz ~32MHz, which can be verified via CLKOUT pin.