Memory arrays comprise bit cells that each store one bit of data. Each bit cell is shown in Figure 5.42 to be linked to a word and bit lines. The memory asserts a single word line for each address bit combination, activating the bit cells in that row.