The clock phase and polarity can be read from the SPI timing diagram on page 15 of the datasheet. The data is shifted on the falling edge of the clock and sampled on the rising edge therefore CPHA is 0. CPOL or the polarity of the clock signal in idle state can be either 1 or 0, this is controlled by the master.