Automatic , netlist-based, test generation produces tests for opens, bus-wire, stuck-at, pull-up/pull-down, hard shorts, and mid-state shorts faults. Low Ohm resistors, buffers, transceivers, and logic elements between boundary scan pins and between boundary scan and cluster-test-device pins are accounted for. Direction and enable pins on buffers and transceivers are dynamically managed.