Synchronous (state) capture means that the measurement system in the logic analyzer determines the logic value of digital parallel buses or control lines when there is an associated valid clock, such as a rising edge on a probed system clock line.  In contrast, asynchronous (timing) capture means that the measurement system samples the value of a bus or individual digital lines asynchronously from the system under test or not in sync with the system.