# A Parallel-Strip Balun for Wideband Frequency Doubler

Authors: Leung Chiu; Quan Xue
Journal: International Journal of Microwave Science and Technology
 (2013)

---

## Abstract

A parallel-strip phase inverter with a pair of simple impedance matching networks is designed. The phase inverter introduces the almost frequency independent 180° phase shift and was employed in the wideband parallel-strip balun. The balun was designed and measured with the maximum magnitude imbalance of 0.5 dB and the maximum phase imbalance of 6.0°. The proposed balun is used as input network for the wideband balanced frequency doubler. The proposed frequency doubler achieves significant conversion gain from 0.1 GHz to 1.7 GHz. The frequency doubler achieves 7.4 dB conversion gain and 23 dB fundamental signal suppression at 1 GHz.


---

## Body

## 1. Introduction

Differential radio frequency (RF) circuits are commonly found in the integrated circuits for wireless communication systems. The RF ports of these chips are not standalone, but they consist of both “positive” and “negative” terminals. However, most of the off-chip RF components such as antenna and switch are single-ended [1]. Balun, that, is a device for conversion between a single-ended signal and differential signals, is essential for the entire wireless module [2]. The differential signals are composed of two separated signals equal in magnitude but 180° out-of-phase. Differential amplifiers and differential oscillators outperform single-ended circuits in terms of the even-order harmonic signal and common-mode noise suppressions [3]. A high performance balun design is critical for integrating the single-end and differential circuit in an efficient way. Besides, impedance bandwidth, phase imbalance, and magnitude imbalance are the three important design issues for the balun design.Wilkinson power divider divides signal with high port-to-port isolation, and the impedance of all ports is matched [4]. However, the divided signals are in-phase. Additional and fixed 180° phase shifter is required for the balun based on the Wilkinson power divider. The frequency responses of both insertion loss and phase flatness of the phase shifter are keys of the balun performance. Many high performance balun designs based on the Wilkinson power divider were reported in [1, 4]. In [1], the 180° phase shifter was based on the combination of open circuit and short circuit stubs and microstrip lines. The measured impedance bandwidth is about 64%. Another work based on microstrip metamaterial lines that was designed using lumped elements achieved impedance bandwidth of about 77% [4].A parallel-strip line is a balanced transmission line, which consists of two conductors separated by a dielectric substrate. The parallel-strip line achieves a wide range of characteristic impedance lines and high performance balanced microwave components [5]. The parallel-strip phase inverter is realized by interconnecting the upper and lower conductors of a PCB through the two metal vias. This phase inverter introduces a very wideband 180° phase shift. The parallel-strip inverter was successfully applied to filter and directional coupler designs with performance enhancement [6, 7].In the balanced frequency doubler design, the two identical nonlinear devices such as biased transistors and diodes were fed by a differential signal that is generated from the balun by single signal source. The output signals from the two devices are combined by in-phase power combiner. Meanwhile, the even-order harmonic signals are combined and extracted at the output port, and the odd-order harmonics signals are suppressed [8, 9]. However, the bandwidth of a frequency doubler is limited by the balun. In this paper, a wideband balun based on Wilkinson power divider and parallel-strip inverter is proposed. Besides, a wideband frequency doubler based on the proposed balun is presented.


## 2. Parallel-Strip Balun

The proposed balun consists of three parts, a parallel-strip Wilkinson power divider, a parallel-strip phase inverter, and a section of delay parallel-strip line. The circuit diagram and the geometry of the balun are shown in Figure1. The proposed balun is designed at the centre frequency of 1.0 GHz and it is simulated by the full-wave electromagnetic simulation software, Zeland IE3D [10]. The parallel-strip phase inverter is the core of the proposed balun and it introduces an approximately 180°to the one of the divided signal. The design and the application of the parallel-strip inverter are reported in [6, 7]. There are two lumped 50 Ω isolation resistors mounted on both the upper and lower layers [5]. Figure 2 shows its measured frequency responses of the magnitudes of the four S-parameters. The measured bandwidth with full considerations of impedance matching |S11|, |S22|, and |S33|≤-10 dB and isolation bandwidth |S32|≤-10 dB is about 100% (0.48 GHz–1.44 GHz). Within the above frequency range, the maximum magnitude error |S12/S13| (dB) and the maximum phase error |∠S12-∠S13-180°| are 0.50 dB and 6.0°, respectively.(a) Circuit diagram of the parallel-strip balun. (b) 3D view of the parallel-strip balun.
(a)
(b)(a) Measured frequency responses of the magnitudes of theS-parameters of the balun. (b) Measured magnitude error and phase error of the balun.
(a)
(b)


## 3. Proposed Frequency Doubler

Figure3 shows the structure and the photograph of the balanced frequency doubler. It consists of two identical nonlinear devices, one input balun and one output Wilkinson power combiner. The biased bipolar junction transistor in common emitter configuration is closed for the nonlinear device since it achieves conversion gain. Diode can be used, but conversion loss is achieved instead of conversion gain. The conversion gain is maximized if Class-B biasing condition of the two transistors is chosen. The two nonlinear devices are governed by
(1)y1=a1x1+a2x12+a3x13+a4x14+a5x15+⋯,y2=a1x2+a2x22+a3x23+a4x24+a5x25+⋯,
where x1 and x2 are the inputs of the two nonlinear devices and y1 and y2 are the outputs of the two nonlinear devices. The input balun divides the input signal into two equal in magnitude but 180° out-of-phase signals that are the inputs of the two nonlinear devices; namely, x2=-x1. The outputs of two nonlinear devices become
(2)y1=a1x1+a2x12+a3x13+a4x14+a5x15+⋯,y2=a1(-x1)+a2(-x1)2+a3(-x1)3+a4(-x1)4+a5(-x1)5+⋯.
The in-phase Wilkinson power combiner is used to combine the two outputs into one. The eventual output becomes
(3)y=y1+y2,y=a2x12+a4x14+a6x16+⋯.
The fundamental signal and all the odd-order harmonic signals are cancelled in the ideal case. Practically, these signals are not completely suppressed since the balun always introduces magnitude and phase errors.(a) Top view of the proposed frequency doubler. (b) Bottom view of the proposed frequency doubler.
(a)
(b)In this study, a wideband frequency doubler is proposed using the parallel-strip balun. The output Wilkinson power combiner achieves wide impedance bandwidth. The proposed frequency doubler was fabricated on the dielectric substrate with a relative permittivity of 4.6 and substrate thickness of 1.0 mm. Impedance matching networks could be used to enhance the conversion gain at certain narrow range of frequency, since impedance matching network is frequency dependent. The network is the critical factor to limit the bandwidth of the frequency doubler. In this study, no matching networks are designed for the transistors to ensure the frequency doubler working over wide frequency range. Figure4 shows the frequency response of the conversion gain with fixed input power of −30 dBm and fixed biasing condition. The significant conversion gain is achieved over input frequency from 0.1 GHz to 1.7 GHz (178% relative bandwidth). The input power is fixed at −3 dBm. It achieves 7.4 dB conversion gain and 23 dB fundamental suppression at 1.0 GHz. Figures 5 and 6 show the measured conversion gains and the measured supply currents against the input fundamental power up to −3 dBm, respectively. Three different input signal frequencies, 0.8 GHz, 1.0 GHz, and 1.2 GHz, are chosen, and the output frequencies are 1.6 GHz, 2.0 GHz, and 2.4 GHz, respectively.Figure 4
Frequency response of the conversion gain and fundamental suppression with fixed input power of −30 dBm and fixed biasing condition.Figure 5
Measured conversion gains against input fundamental power with three input frequencies of 0.8 GHz, 1.0 GHz, and 1.2 GHz.Figure 6
Measured current against input fundamental power with three input frequencies of 0.8 GHz, 1.0 GHz, and 1.2 GHz.


## 4. Conclusion

The parallel-strip phase inverter with simple and compact impedance matching networks is designed. The parallel-strip balun consisting of a Wilkinson power divider, a phase inverter, and a section of delay line is achieved with wideband differential output. The balanced frequency doubler using the proposed balun was designed and fabricated on a single piece of printed circuit board. A wideband frequency doubler based on the parallel-strip circuit is demonstrated for the first time. The proposed balun can also be integrated to other balanced devices such as microwave mixers, oscillator, and antennas.



---

*Source: 892590-2013-12-04.xml*