Patent ID: 12261151

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below for the purposes of conveying the present disclosure in a simplified manner. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a second feature over or on a first feature in the description that follows may include embodiments in which the second and first features are formed in direct contact, and may also include embodiments in which additional features may be formed between the second and first features, such that the second and first features may not be in direct contact. In addition, the same reference numerals and/or letters may be used to refer to the same or similar parts in the various examples the present disclosure. The repeated use of the reference numerals is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath”, “below”, “lower”, “on”, “over”, “overlying”, “above”, “upper” and the like, may be used herein to facilitate the description of one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

FIG.1AtoFIG.1Gare cross-sectional views of a method of forming an integrated circuit package in accordance with some embodiments. It is understood that the disclosure is not limited by the method described below. Additional operations can be provided before, during, and/or after the method and some of the operations described below can be replaced or eliminated, for additional embodiments of the methods.

AlthoughFIG.1AtoFIG.1Gare described in relation to a method, it is appreciated that the structures disclosed inFIG.1AtoFIG.1Gare not limited to such a method, but instead may stand alone as structures independent of the method.

Referring toFIG.1A, a first die100is provided. The first die100may include one or more active components and/or passive components. In some embodiments, the first die100may include a logic die, a memory die, a CPU, a GPU, an xPU, a MEMS die, a SoC die, or the like. In some embodiments, the first die100includes a semiconductor substrate S1, a plurality of through substrate vias TSV1and an interconnect structure IS1.

The semiconductor substrate S1includes an elementary semiconductor such as silicon, germanium and/or a compound semiconductor such as silicon germanium, silicon carbide, gallium arsenic, indium arsenide, gallium nitride or indium phosphide. The semiconductor substrate S1may include a silicon-containing material. For example, the semiconductor substrate S1is a silicon-on-insulator (SOI) substrate or a silicon substrate. In various embodiments, the semiconductor substrate S1may take the form of a planar substrate, a substrate with multiple fins, nanowires, or other forms known to people having ordinary skill in the art. Depending on the requirements of design, the semiconductor substrate S1may be a P-type substrate or an N-type substrate and may have doped regions therein. The doped regions may be configured for an N-type device or a P-type device. The semiconductor substrate S1includes isolation structures defining at least one active area, and at least one device is disposed on and/or in the active area. In some embodiments, the device includes a gate dielectric layer, a gate electrode, source/drain regions, spacers, and the like.

The through substrate vias (e.g., through silicon vias) TSV1penetrate through the semiconductor substrate S1. The through substrate vias TSV1may include Cu, Ti, Ta, W, Ru, Co, Ni, the like, or a combination thereof. In some embodiments, a seed layer and/or a barrier layer may be disposed between each through substrate via TSV1and the semiconductor substrate S1. The seed layer may include Ti/Cu. The barrier layer may include Ta, TaN, Ti, TiN, CoW or a combination thereof. In some embodiments, the top portions of the through substrate vias TSV1extend into the interconnect structure IS1.

The interconnect structure IS1may be disposed over a first side (e.g., front side) of the semiconductor substrate S1. Specifically, the interconnect structure IS1may be disposed over and electrically connected to the device. In some embodiments, the interconnect structure IS1includes inter-metal dielectric layers IMD1and metal features embedded in the inter-metal dielectric layers IMD1. The inter-metal dielectric layers IMD1may include silicon oxide, silicon nitride, silicon oxynitride, a low dielectric constant (low-k) material having a dielectric constant less than 3.5, the like, or a combination thereof. The metal features may include Al, Cu, Ti, Ta, W, Ru, Co, Ni, the like, or a combination thereof. In some embodiments, a seed layer and/or a barrier layer may be disposed between each metal feature and the corresponding inter-metal dielectric layer IMD1. The seed layer may include Ti/Cu. The barrier layer may include Ta, TaN, Ti, TiN, CoW or a combination thereof. In some embodiments, the metal features include upper pads UP1configured to bond the first die100to the desired components such as bumps, and lower pads LP1configured for the through substrate vias TSV1to land thereon. In some embodiments, the upper pads UP1and the lower pads LP1include different materials. For example, the upper pads UP1may include A1, and the lower pads LP1may include Cu. In alternative embodiments, the upper pads UP1and the lower pads LP1may include the same material.

A bonding film BF1is optionally included in the first die100. The bonding film BF1may be disposed over the first side (e.g., front side) of the semiconductor substrate S1. Specifically, the bonding film BF1may be disposed over the interconnect structure IS1. In some embodiments, the bonding film BF1includes silicon oxide, silicon nitride, the like, or a combination thereof. In another embodiment, a polymer, such as benzocyclobutene (BCB), epoxy, an organic glue, or the like, is utilized as a bonding material of the bonding film BF1.

Still referring toFIG.1A, a carrier C1is provided. The carrier C1has a bonding film BFC1formed thereon. In some embodiments, the carrier C1is a glass substrate or a semiconductor substrate, and the bonding film BFC1includes silicon oxide, silicon nitride, the like, or a combination thereof. In another embodiment, a polymer, such as benzocyclobutene (BCB), epoxy, an organic glue, or the like, is utilized as a bonding material of the bonding film BFC1. In some embodiments, the bonding film BFC1of the carrier C1includes a material the same as that of the bonding film BF1of the first die100. In alternative embodiments, the bonding film BFC1of the carrier C1and the bonding film BF1of the first die100may include different materials.

Again referring toFIG.1A, the first die100is bonded to the carrier C1at the first side (e.g., front side) of the first die100. The first die100may be referred to as a tier-1 die in some examples. In some embodiments, the first die100is bonded to the carrier C1through a fusion bonding. Specifically, the bonding film BF1of the first die100is bonded to the bonding film BFC1of the carrier C1. However, the disclosure is not limited thereto, and another bonding technique, such as direct bonding, metal diffusion, anodic bonding, hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding, or the like, may be applied.

Referring toFIG.1B, the semiconductor substrate S1is partially removed to expose portions (e.g., bottom portions) of the through substrate vias TSV1. In some embodiments, the partial removal operation includes performing an isotropic etching, such as a dry etching. In some embodiments, the etching gas includes a fluorine-containing gas, such as NF3, SF6, CF4, CHF3, CH2F2, the like or a combination thereof.

In some embodiments, after partially removing the semiconductor substrate S1, the interconnect structure IS1is wider than the remaining semiconductor substrate S1. Specifically, the partial removal operation not only removes the bottom portion of the semiconductor substrate S1to expose the bottom portions of the through substrate vias TSV1, but also removes the side portion of the semiconductor substrate S1to expose a portion of the inter-metal dielectric layer IMD1of the interconnect structure IS1. In some embodiments, the bonding film BFC1of the carrier C1is partially removed during the operation of partially removing the semiconductor substrate S1. Accordingly, the remaining bonding film BFC1is thicker in the central region while thinner in the edge region thereof.

Referring toFIG.1C, a dielectric layer DL is formed over the top and the sidewall of the first die100and around the exposed portions (e.g., bottom portions) of the through substrate vias TSV1. In some embodiments, the dielectric layer DL further extends laterally away from the first die100and covers the exposed top surface of the bonding film BFC1of the carrier C1.

The dielectric layer DL of the disclosure not only functions as a bonding film for bonding the first die100to the desired component such as a second die, but also functions as an isolation film for isolating the first die100from undesired components or materials. In some embodiments, the dielectric layer DL may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof. The method of forming the dielectric layer DL includes the following operations. A dielectric material layer is formed over the carrier C1covering the first die100through a suitable process such as chemical vapor deposition (CVD) or plasma enhanced CVD (PECVD), although any suitable process may be utilized. Thereafter, a planarization process such as a chemical mechanical polishing (CMP) is performed to partially remove the dielectric material layer, until the surfaces (e.g., bottom surfaces) of the through substrate vias TSV1are exposed.

Referring toFIG.1D, a second die200is provided. The second die200may include one or more active components and/or passive components. In some embodiments, the second die200may include a logic die, a memory die, a CPU, a GPU, an xPU, a MEMS die, a SoC die, or the like. The function of the second die200may be different from that of the first die100. For example, one of the first and second dies is a logic die, and the other of the first and second dies is a memory die. The first and second dies may have similar function as needed.

The second die200may have a structure similar to that of the first die100, and the materials and configurations thereof may refer to those of the first die100. In some embodiments, the second die200includes a semiconductor substrate S2and an interconnect structure IS2.

The semiconductor substrate S2may be similar to the semiconductor substrate S1, so the material and configuration thereof may refer to those of the semiconductor substrate S1. In some embodiments, the semiconductor substrate S2may have through substrate vias such as through silicon vias as needed. In some embodiments, the semiconductor substrate S2includes isolation structures defining at least one active area, and at least one device is disposed on and/or in the active area. In some embodiments, the width of the semiconductor substrate S2is greater than the width of the semiconductor substrate S1, as shown inFIG.1D. However, the present disclosure is not limited thereto. In alternative embodiments, the semiconductor substrate S2is substantially as wide as the semiconductor substrate S1. In yet alternative embodiments, the width of the semiconductor substrate S2may be less than the width of the semiconductor substrate S1as needed.

The interconnect structure IS2may be similar to the interconnect structure IS1, so the material and configuration thereof may refer to those of the interconnect structure IS1. In some embodiments, the interconnect structure IS2may be disposed over a first side (e.g., front side) of the semiconductor substrate S2. Specifically, the interconnect structure IS2is disposed over and electrically connected to the device. In some embodiments, the interconnect structure IS2includes inter-metal dielectric layers IMD2and metal features embedded in the inter-metal dielectric layers IMD2. In some embodiments, the metal features include pads P2configured to bond the second die200to the through substrate vias TSV1of the first die100. In some embodiments, the interconnect structure IS2is substantially as wide as the interconnect structure IS1, as shown inFIG.1D. However, the present disclosure is not limited thereto. In alternative embodiments, the interconnect structure IS2and the interconnect structure IS1may have different widths.

Still referring toFIG.1D, the second die200is bonded to the first die100at a second side (e.g., back side) of the first die100. The second die200may be referred to as a tier-2 die in some examples. In some embodiments, the second die200is bonded to the first die100through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. Specifically, the pads P2of the second die200is bonded to the through substrate vias TSV1of the first die100, and the inter-metal dielectric layer IMD2is bonded to the dielectric layer DL over the first die100. However, the disclosure is not limited thereto, and another bonding technique, such as direct bonding, metal diffusion, anodic bonding, fusion bonding, or the like, may be applied.

In some embodiments, the second die200and the first die100are stacked in a face-to-back configuration, as shown inFIG.1D. However, the disclosure is not limited thereto, and another back-to-back configuration may be applied.

Referring toFIG.1E, a dielectric encapsulation E is formed around the first die100and the second die200. The dielectric encapsulation E may be referred to as a gap filling layer in some examples. In some embodiments, the dielectric encapsulation E includes a molding compound, a molding underfill, a resin or the like. In some embodiments, the dielectric encapsulation E includes a polymer material such as polybenzoxazole (PBO), polyimide, benzocyclobutene (BCB), the like, or a combination thereof. In alternative embodiments, the dielectric encapsulation E includes silicon oxide, silicon nitride or a combination thereof. In some embodiments, the method of forming the dielectric encapsulation E includes the following operations. An encapsulation material layer is formed over the carrier C1covering the first die100and second die200through a suitable process such as molding process or a deposition process, although any suitable process may be utilized. Thereafter, a planarization process such as a chemical mechanical polishing (CMP) is performed to partially remove the encapsulation material layer, until the surface (e.g., bottom surface) of the semiconductor substrate S2is exposed.

Referring toFIG.1F, a bonding film BF2is formed over the second die200and the dielectric encapsulation E. In some embodiments, the bonding film BF2includes silicon oxide, silicon nitride, the like, or a combination thereof. In another embodiment, a polymer, such as benzocyclobutene (BCB), epoxy, an organic glue, or the like, is utilized as a bonding material of the bonding film BF2.

Referring toFIG.1G, a second carrier C2is provided. The carrier C2has a bonding film BFC2formed thereon. In some embodiments, the carrier C2is a glass substrate or a semiconductor substrate, and the bonding film BFC2includes silicon oxide, silicon nitride, the like, or a combination thereof. The carrier C2may be referred to as a cover member in some examples. In another embodiment, a polymer, such as benzocyclobutene (BCB), epoxy, an organic glue, or the like, is utilized as a bonding material of the bonding film BFC2. In some embodiments, the bonding film BFC2of the carrier C2includes a material the same as that of the bonding film BF2over the second die200. In alternative embodiments, the bonding film BFC2of the carrier C2and the bonding film BF2over the second die200may include different materials.

Still referring toFIG.1G, the second carrier C2is bonded to the second die200. In some embodiments, the carrier C2is bonded to the second die200through a fusion bonding. Specifically, the bonding film BFC2of the carrier C2is bonded to the bonding film BF2of the second die200. However, the disclosure is not limited thereto, and another bonding technique, such as direct bonding, metal diffusion, anodic bonding, hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding, or the like, may be applied.

Again referring toFIG.1G, the carrier C1is removed. In some embodiments, during the operation of removing the carrier C1, the bonding film BF1of the first die100and the bonding film BFC1of the carrier C1are simultaneously removed.

Thereafter, an insulation layer IL is formed over the first side (e.g., front side) of the first die100. In some embodiments, the insulating layer IL may include silicon oxide or a suitable dielectric material and may be formed by a suitable deposition process.

Afterwards, a plurality of bumps B is formed at the first side (e.g., front side) of the first die100. The bumps B are disposed over and electrically connected to the upper pads UP1of the interconnect structure IS1. In some embodiments, the bumps B include copper, solder, nickel or a combination thereof. In some embodiments, the bumps B may be solder balls, controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, micro bumps, electroless nickel-electroless palladium-immersion gold technique (ENEPIG) formed bumps, cupper pillar, hybrid bonding bumps, or the like. An integrated circuit package10of the disclosure is thus completed.

The above embodiments in which the dielectric layer DL is a single layer are provided for illustration purposes, and are not construed as limiting the present disclosure. Specifically, the dielectric layer DL of the disclosure may be formed to have a multi-layer structure as needed. In some embodiments, an integrated circuit package10aof the disclosure is formed when the dielectric layer DL inFIG.1Cis formed to have a multi-layer structure including a lower dielectric layer LDL and an upper dielectric layer UDL, as shown inFIG.2. The lower dielectric layer LDL and the upper dielectric layer UDL may include different materials and provide different functions. For example, the lower dielectric layer LDL functions as an adhesion film for improving the adhesion between the upper dielectric layer UDL and copper or silicon, and the upper dielectric layer UDL functions as a bonding film for bonding the first die100to the second die200. In some embodiments, each of the lower dielectric layer LDL and the upper dielectric layer UDL may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof.

The above embodiments in which the integrated circuit package has a first die bonded to a second die are provided for illustration purposes, and are not construed as limiting the present disclosure. In some embodiments, a die stack including multiple first dies may be provided and then bonded to a second die. In alternative embodiments, the number of the second dies may be adjusted as needed.

FIG.3AtoFIG.3Fare cross-sectional views of a method of forming an integrated circuit package in accordance with some embodiments. It is understood that the disclosure is not limited by the method described below. Additional operations can be provided before, during, and/or after the method and some of the operations described below can be replaced or eliminated, for additional embodiments of the methods.

AlthoughFIG.3AtoFIG.3Fare described in relation to a method, it is appreciated that the structures disclosed inFIG.3AtoFIG.3Fare not limited to such a method, but instead may stand alone as structures independent of the method.

Referring toFIG.3A, a tier-1 first die100is bonded to a carrier C1at a first side (e.g., front side) of the tier-1 first die100. The operation ofFIG.3Ais similar to the operation ofFIG.1A, and the details are not iterated herein.

Referring toFIG.3B, the semiconductor substrate S1of the tier-1 first die100is partially removed to expose portions of the through substrate vias TSV1, and a dielectric layer DL1is formed over the top and the sidewall of the tier-1 first die100and around the exposed portions of the through substrate vias TSV1. The operation ofFIG.3Bincludes the operations similar to those described inFIG.1BandFIG.1C, and the details are not iterated herein. In some embodiments, the dielectric layer DL further extends laterally away from the tier-1 first die100and covers the exposed top surface of the bonding film BFC1of the carrier C1. In some embodiments, the dielectric layer DL1may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof.

Referring toFIG.3C, a tier-2 first die100is bonded to the tier-1 first die100at a second side (e.g., back side) of the tier-1 first die100. In some embodiments, the tier-2 first die100is bonded to the tier-1 first die100through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. Specifically, the upper pads UP1of the tier-2 first die100is bonded to the through substrate vias TSV1of the tier-1 first die100, and the inter-metal dielectric layer IMD1of the tier-2 first die100is bonded to the dielectric layer DL1over the tier-1 first die100. However, the disclosure is not limited thereto, and another bonding technique, such as direct bonding, metal diffusion, anodic bonding, fusion bonding, or the like, may be applied.

In some embodiments, the tier-2 first die100and the tier-1 first die100are stacked in a face-to-back configuration, as shown inFIG.3C. However, the disclosure is not limited thereto, and another back-to-back configuration may be applied.

In some embodiments, the upper pads UP1and the lower pads LP1of the interconnect structure IS1of the tier-2 first die100may include the same material, such as Cu; however, the upper pads UP1and the lower pads LP1of the interconnect structure IS1of the tier-1 first die100may include the different materials, such as A1and Cu, respectively.

Thereafter, the semiconductor substrate S1of the tier-2 first die100is partially removed to expose portions of the through substrate vias TSV1, and a dielectric layer DL2is formed over the top and the sidewall of the tier-2 first die100and around the exposed portions of the through substrate vias TSV1. In some embodiments, the dielectric layer DL2further covers the dielectric layer DL1on the sidewall of the tier-1 first die100, and extends laterally away from the first dies100. In some embodiments, the dielectric layer DL2may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof. In some embodiments, the dielectric layer DL2and the dielectric layer DL1include the same material and are formed by the same process, but the disclosure is not limited thereto. In alternative embodiments, the dielectric layer DL2and the dielectric layer DL1may include different materials as needed.

Referring toFIG.3D, the tier-3 first die100is bonded to the tier-2 first die100through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. Thereafter, the semiconductor substrate S1of the tier-3 first die100is partially removed to expose portions of the through substrate vias TSV1, and a dielectric layer DL3is formed over the top and the sidewall of the tier-3 first die100and around the exposed portions of the through substrate vias TSV1. The operation ofFIG.3Dincludes the operations similar to those described inFIG.3BandFIG.3C. In some embodiments, the dielectric layer DL3further covers the dielectric layer DL2on the sidewalls of the tier-1 first die100and the tier-2 first die100, and extends laterally away from the first dies100. In some embodiments, the dielectric layer DL3may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof. In some embodiments, the dielectric layer DL3and the dielectric layer DL2include the same material and are formed by the same process, but the disclosure is not limited thereto. In alternative embodiments, the dielectric layer DL3and the dielectric layer DL2may include different materials as needed.

Referring toFIG.3E, the tier-4 first die100is bonded to the tier-3 first die100through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. Thereafter, the semiconductor substrate S1of the tier-4 first die100is partially removed to expose portions of the through substrate vias TSV1, and a dielectric layer DL4is formed over the top and the sidewall of the tier-4 first die100and around the exposed portions of the through substrate vias TSV1. The operation ofFIG.3Eincludes the operations similar to those described inFIG.3BandFIG.3C. In some embodiments, the dielectric layer DL4further covers the dielectric layer DL3on the sidewalls of the tier-1 first die100, the tier-2 first die100and the tier-3 first die100, and extends laterally away from the first dies100. In some embodiments, the dielectric layer DL4may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof. In some embodiments, the dielectric layer DL4and the dielectric layer DL3include the same material and are formed by the same process, but the disclosure is not limited thereto. In alternative embodiments, the dielectric layer DL4and the dielectric layer DL3may include different materials as needed. In some embodiments, the dielectric layers DL1to DL4constitute a dielectric layer DL. The dielectric layer DL of the disclosure not only functions as a bonding film for bonding the die100to the desired component such as another die or a redistribution layer structure, but also functions as an isolation film for isolating the first die100from undesired components or materials.

In view of the foregoing, the operations described inFIG.3BandFIG.3Care performed three times, and a die stack including tier-1 to tier-4 first dies100is accordingly formed. The operations described inFIG.3BandFIG.3Cmay be repeated as many times as needed, until the desired number of the first dies100is vertically stacked.

Referring toFIG.3F, a second die200is bonded to the topmost first die100(e.g., tier-4 first die100) of the die stack at a second side (e.g., back side) of the topmost first die100. Thereafter, a dielectric encapsulation E is formed around the tier-1 to tier-4 first dies100. Afterwards, a bonding film BF2is formed over the second die200and the dielectric encapsulation E. A second carrier C2is then bonded to the second die200. The carrier C1is removed. In some embodiments, a portion of the dielectric layer DL (e.g., the portion of the dielectric layer DL1on the carrier C1) is simultaneously removed during the removal of the carrier C1. Next, an insulation layer IL is formed over the first side (e.g., front side) of the lowermost first die100(e.g., tier-1 first die100). Afterwards, a plurality of bumps B is formed at the first side (e.g., front side) of the lowermost first die100(e.g., tier-1 first die100). The operation ofFIG.3Fincludes the operations similar to those described inFIG.1DtoFIG.1G, and the details are not iterated herein. An integrated circuit package10bof the disclosure is thus completed.

The structures of the disclosure are illustrated below with reference toFIG.1G,FIG.2andFIG.3F.

In some embodiments, an integrated circuit package10/10a/10bincludes at least one first die100, a plurality of bumps B, a second die200and a dielectric layer DL. The bumps B are electrically connected to the at least one first die100at a first side (e.g., front side) of the at least one first die100. The second die200is electrically connected to the at least one first die100at a second side (e.g., second side) of the at least one first die100. In some embodiments, the (topmost) first die100and the second die200are bonded through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. The second side is opposite to the first side of the at least one first die100.

In some embodiments, the first die100includes a semiconductor substrate S1and an interconnect structure IS1, and the interconnect structure IS1is wider than the semiconductor substrate S1. In some embodiments, the second die200includes a semiconductor substrate S2and an interconnect structure IS2, and the interconnect structure IS2is substantially as wide as the semiconductor substrate S2. In some embodiments, the semiconductor substrate S2is wider than the semiconductor substrate S1. In alternative embodiments, the width of the semiconductor substrate S2may be equal to or less than the width of the semiconductor substrate S1as needed.

The dielectric layer DL of the disclosure is disposed between the at least one first die100and the second die200and covers the sidewall of the at least one first die100. In some embodiments, the dielectric layer DL surrounds portions of through substrate vias TSV1of the at least one first die100. In some embodiments, the surface of the dielectric layer DL is substantially coplanar with the surfaces of the through substrate vias TSV1.

In some embodiments, as shown inFIG.1G, the dielectric layer DL is a single layer. In some embodiments, as shown inFIG.2andFIG.3F, the dielectric layer DL has a multi-layer structure.

In some embodiments, the dielectric layer DL has a stepped sidewall with multiple turning points. In some embodiments, the dielectric layer DL has a one-step profile, as shown inFIG.1GandFIG.2. In some embodiments, the dielectric layer DL has a multi-step profile, as shown inFIG.3F. In some embodiments, the dielectric layer DL further extends laterally away from the first dies100, as shown inFIG.3F.

In some embodiments, as shown inFIG.3F, the at least one first die100includes a plurality of first dies100vertically stacked. In some embodiments, two adjacent first dies100are bonded through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. In some embodiments, the dielectric layer DL on the sidewall of the first die100(e.g., tier-1 first die100) away from the second die200is thicker than the dielectric layer DL on the sidewall of the first die (e.g., tier-4 first die100) close to the second die200. In some embodiments, the dielectric layer DL is further disposed between two adjacent first dies100.

In some embodiments, the integrated circuit package10/10a/10bfurther includes a dielectric encapsulation E disposed around the at least one first die100and the second die200, and a carrier C2disposed over and bonded to the second die200. In some embodiments, the dielectric encapsulation E is separated from the at least one first die100by the dielectric layer DL.

In view of the above, the dielectric layer of the disclosure is disposed between the adjacent dies and covers the entire sidewalls of the dies. In some embodiments, the lateral portion of each dielectric layer over the corresponding die serves as a bonding film for bonding the die to the desired components, and the stepped sidewall portion of the same serves as an isolation film for isolating the die from undesired components or materials. Besides, the method of the disclosure is simple and compatible with the existing processes.

FIG.4AtoFIG.4Dare cross-sectional views of a method of forming an integrated circuit package in accordance with alternative embodiments. It is understood that the disclosure is not limited by the method described below. Additional operations can be provided before, during, and/or after the method and some of the operations described below can be replaced or eliminated, for additional embodiments of the methods.

AlthoughFIG.4AtoFIG.4Dare described in relation to a method, it is appreciated that the structures disclosed inFIG.4AtoFIG.4Dare not limited to such a method, but instead may stand alone as structures independent of the method.

Referring toFIG.4A, a first die101is provided. The first die101may include one or more active components and/or passive components. In some embodiments, the first die101may include a logic die, a memory die, a CPU, a GPU, an xPU, a MEMS die, a SoC die, or the like. The first die101may be similar to the first die100, and the materials and configurations thereof may refer to those of the first die100. In some embodiments, the first die101includes a semiconductor substrate S, a plurality of through substrate vias TSV and an interconnect structure IS.

The semiconductor substrate S may be similar to the semiconductor substrate S1, so the material and configuration thereof may refer to those of the semiconductor substrate S1. In some embodiments, the semiconductor substrate S includes isolation structures defining at least one active area, and at least one device is disposed on and/or in the active area.

The through substrate vias TSV may be similar to the through substrate vias TSV1, so the material and configuration thereof may refer to those of the through substrate vias TSV1. The through substrate vias (e.g., through silicon vias) TSV penetrate through the semiconductor substrate S. In some embodiments, the top portions of the through substrate vias TSV extend into the interconnect structure IS.

The interconnect structure IS may be similar to the interconnect structure IS1, so the material and configuration thereof may refer to those of the interconnect structure IS1. In some embodiments, the interconnect structure IS may be disposed over a first side (e.g., front side) of the semiconductor substrate S. Specifically, the interconnect structure IS may be disposed over and electrically connected to the device. In some embodiments, the interconnect structure IS includes inter-metal dielectric layers IMD and metal features embedded in the inter-metal dielectric layers IMD. In some embodiments, the metal features include upper pads UP configured to bond the first die101to the desired component such as an integrated circuit structure, and lower pads LP configured for the through substrate vias TSV to land thereon. In some embodiments, the upper pads UP and the lower pads LP include the same material. For example, the upper pads UP and the lower pads LP may include Cu. In alternative embodiments, the upper pads UP and the lower pads LP may include different materials.

Still referring toFIG.4A, an integrated circuit structure IC is provided. The integrated circuit structure IC may include one or more functional devices such as active components and/or passive components. In some embodiments, the integrated circuit structure IC may include a logic die, a memory die, a CPU, a GPU, an xPU, a MEMS die, a SoC die, or the like. The function of the integrated circuit structure IC may be different from that of the first die101. For example, one of the first die101and the integrated circuit structure IC is a logic die, and the other of the first die101and the integrated circuit structure IC is a memory die. The first die101and the integrated circuit structure IC may have similar function as needed.

In some embodiments, the integrated circuit structure IC has a dimension greater than that of the first die101, as shown inFIG.4A. The dimension may be a height, a width, a size, a top-view area or a combination thereof. However, the present disclosure is not limited thereto. In alternative embodiments, the integrated circuit structure IC may have a dimension substantially the same as that of the first die101.

In some embodiments, the integrated circuit structure IC is a single die structure. The integrated circuit structure IC may be referred to as a bottom wafer in some examples. In some embodiments, the integrated circuit structure IC includes a semiconductor substrate S1, an interconnect structure ISi and a bonding structure BSi.

The semiconductor substrate S1may be similar to the semiconductor substrate S, the material and configuration thereof may refer to those of the semiconductor substrate S. The interconnect structure ISi may be disposed over a first side (e.g., front side) of the semiconductor substrate S. Specifically, the interconnect structure IS may be disposed over and electrically connected to the device on and/or in the semiconductor substrate S. In some embodiments, the interconnect structure ISi includes inter-metal dielectric layers and metal features embedded in the inter-metal dielectric layers.

The bonding structure BSi may be disposed over the first side (e.g., front side) of the semiconductor substrate S1. Specifically, the bonding structure BSi may be disposed over and electrically connected to the interconnect structure ISi. In some embodiments, the bonding structure BSi includes at least one bonding film BFi and bonding metal features embedded in the bonding dielectric layer BFi. In some embodiments, the bonding film BFi includes silicon oxide, silicon nitride, a polymer or a combination thereof. In some embodiments, the bonding metal features include bonding pads BPi electrically connected to the first die101. The bonding metal features may include Cu, Ti, Ta, W, Ru, Co, Ni, a combination thereof or the like. In some embodiments, a seed layer and/or a barrier layer may be disposed between each bonding metal feature and the bonding film BFi. The seed layer may include Ti/Cu. The barrier layer may include Ta, TaN, Ti, TiN, CoW or a combination thereof.

Again referring toFIG.4A, the first die101is bonded to the integrated circuit structure IS at the first side (e.g., front side) of the first die101. In some embodiments, the first die101is bonded to the integrated circuit structure IC through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. Specifically, the upper pads UP of the first die101is bonded to the bonding pads BPi of the integrated circuit structure IC, and the inter-metal dielectric layer IMD of the first die101is bonded to the bonding film BFi of the integrated circuit structure IC. However, the disclosure is not limited thereto, and another bonding technique, such as direct bonding, metal diffusion, anodic bonding, fusion bonding, or the like, may be applied.

In some embodiments, the first die101and the integrated circuit structure IC are stacked in a face-to-face configuration, as shown inFIG.4A. However, the disclosure is not limited thereto, and another face-to-back configuration may be applied.

Referring toFIG.4B, the semiconductor substrate S of the first die101is partially removed to expose portions (e.g., bottom portions) of the through substrate vias TSV. In some embodiments, the partial removal operation includes performing an isotropic etching, such as a dry etching. In some embodiments, the etching gas includes a fluorine-containing gas, such as NF3, SF6, CF4, CHF3, CH2F2, the like or a combination thereof.

In some embodiments, after partially removing the semiconductor substrate S, the interconnect structure IS is wider than the remaining semiconductor substrate S. Specifically, the partial removal operation not only removes the bottom portion of the semiconductor substrate S to expose the bottom portions of the through substrate vias TSV, but also removes the side portion of the semiconductor substrate S to expose a portion of the inter-metal dielectric layer IMD of the interconnect structure IS. In some embodiments, the bonding film BFi of the integrated circuit structure IC is partially removed during the operation of partially removing the semiconductor substrate S. Accordingly, the remaining bonding film BFi is thicker in the central region while thinner in the edge region thereof.

Referring toFIG.4C, a dielectric layer DL is formed over the top and the sidewall of the first die101and around the exposed portions (e.g., bottom portions) of the through substrate vias TSV. In some embodiments, the dielectric layer DL further extends laterally away from the first die101and covers the exposed top surface of the bonding film BFi of the integrated circuit structure IC.

The dielectric layer DL of the disclosure not only functions as a bonding film for bonding the first die101to the desired component such as a redistribution layer structure, but also functions as an isolation film for isolating the first die101from undesired components or materials. In some embodiments, the dielectric layer DL may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof. The method of forming the dielectric layer DL includes the following operations. A dielectric material layer is formed over the integrated circuit structure IC covering the first die100through a suitable process such as chemical vapor deposition (CVD) or plasma enhanced CVD (PECVD), although any suitable process may be utilized. Thereafter, a planarization process such as a chemical mechanical polishing (CMP) is performed to partially remove the dielectric material layer, until the surfaces (e.g., bottom surfaces) of the through substrate vias TSV1are exposed.

Referring toFIG.4D, an dielectric encapsulation E is formed around the first die101and over the integrated circuit structure IC. In some embodiments, the dielectric encapsulation E is separated from the first die100or the integrated circuit structure by the dielectric layer DL.

Still referring toFIG.4D, a redistribution layer structure RDL is formed over the first die101and the dielectric encapsulation E. The redistribution layer structure RDL is formed over the second side (e.g., back side) of the first die100. The redistribution layer structure RDL may be referred to as a back-side redistribution layer structure in some examples. The redistribution layer structure RDL includes at least one polymer layer PL and conductive features embedded by the polymer layer PL. The conductive features include upper metal pads UMP configured to electrically connect to the desired components such as bumps, and lower metal pads LMP configured to electrically connect to the through substrate vias TSV of the first die101. In some embodiments, the polymer layer PL may include a photo-sensitive material such as polybenzoxazole (PBO), polyimide (PI), benzocyclobutene (BCB), a combination thereof or the like. The polymer layer of the redistribution layer structure RDL may be replaced by a dielectric layer or an insulating layer as needed. In some embodiments, the lower metal pads LMP and the upper metal pads UMP may include Cu, Ti, Ta, W, Ru, Co, Ni, a combination thereof or the like. In some embodiments, a seed layer and/or a barrier layer may be disposed between each metal pad and the polymer layer PM. The seed layer may include Ti/Cu. The barrier layer may include Ta, TaN, Ti, TiN, CoW or a combination thereof.

Still referring toFIG.4D, bumps B are formed to electrically connect to the redistribution layer structure RDL. The bumps B are electrically connected to the first die101at a second side (e.g., back side) of the first die101. An integrated circuit structure20of the disclosure is thus completed.

The above embodiments in which the dielectric layer DL is a single layer are provided for illustration purposes, and are not construed as limiting the present disclosure. Specifically, the dielectric layer DL of the disclosure may be formed to have a multi-layer structure as needed. In some embodiments, an integrated circuit package20aof the disclosure is formed when the dielectric layer DL inFIG.4Cis formed to have a multi-layer structure including a lower dielectric layer LDL and an upper dielectric layer UDL, as shown inFIG.5. The lower dielectric layer LDL and the upper dielectric layer UDL may include different materials and provide different functions. For example, the lower dielectric layer LDL functions as an adhesion film for improving the adhesion between the upper dielectric layer UDL and copper or silicon, and the upper dielectric layer UDL functions as an isolation film for isolating the first die101from undesired components or materials. In some embodiments, each of the lower dielectric layer LDL and the upper dielectric layer UDL may include silicon oxide, silicon nitride, silicon oxynitride, a low-k material having a dielectric constant less than 3.5 (e.g., carbon doped oxide), the like, or a combination thereof.

The above embodiments in which the integrated circuit package has a first die bonded to an integrated circuit structure are provided for illustration purposes, and are not construed as limiting the present disclosure. In some embodiments, a die stack including multiple first dies may be provided and then bonded to an integrated circuit structure. In alternative embodiments, the number of dies included in the integrated circuit structure may be adjusted as needed.

In some embodiments, the operations described inFIG.4BandFIG.4Care performed two times, and a die stack including tier-1 to tier-2 first dies101is accordingly formed. The operations described inFIG.4BandFIG.4Cmay be repeated as many times as needed, until the desired number of the first dies101is vertically stacked. Thereafter, a redistribution layer structure RDL is formed over the second side (e.g., back side) of the topmost first die101(e.g., tier-2 first die101), and bumps B are formed to electrically connect to the redistribution layer structure RDL. An integrated circuit structure20bof the disclosure is thus completed.

The structures of the disclosure are illustrated below with reference toFIG.4D,FIG.5andFIG.6.

In some embodiments, an integrated circuit package20/20a/20bincludes at least one first die101, an integrated circuit structure IC, a dielectric layer DL and a plurality of bumps B. The at least one first die101is bonded to the integrated circuit structure IC at a first side (e.g., front side) of the at least one first die101. In some embodiments, the (lowermost) first die101and the integrated circuit structure IC are bonded through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. The dielectric layer DL covers the top and the sidewall of the at least one first die101. The bumps B are electrically connected to the (topmost) first die101at a second side (e.g., back side) of the first die101. The second side is opposite to the first side of the at least one first die101.

In some embodiments, the first die101includes a semiconductor substrate S and an interconnect structure IS, and the interconnect structure IS is wider than the semiconductor substrate S. In some embodiments, the integrated circuit structure IC includes a semiconductor substrate S1and an interconnect structure ISi, and the interconnect structure ISi is substantially as wide as the semiconductor substrate S1. In some embodiments, the semiconductor substrate S1is wider than the semiconductor substrate S.

In some embodiments, the integrated circuit package20/20a/20bfurther includes a redistribution layer RDL between the second side (e.g., back side) of the topmost first die101and the bumps B.

The dielectric layer DL of the disclosure is disposed between the topmost first die101and the redistribution layer structure RDL and covers the sidewall of the at least one first die100. In some embodiments, the dielectric layer DL surrounds portions of through substrate vias TSV of the at least one first die101. In some embodiments, the surface of the dielectric layer DL is substantially coplanar with the surfaces of the through substrate vias TSV.

In some embodiments, as shown inFIG.4D, the dielectric layer DL is a single layer. In some embodiments, as shown inFIG.5andFIG.6, the dielectric layer DL has a multi-layer structure.

In some embodiments, the dielectric layer DL has a stepped sidewall with multiple turning points. In some embodiments, the dielectric layer DL has a one-step profile, as shown inFIG.4DandFIG.5. In some embodiments, the dielectric layer DL has a multi-step profile, as shown inFIG.6. In some embodiments, the dielectric layer DL further extends laterally away from the first dies101, as shown inFIG.4D,FIG.5andFIG.6.

In some embodiments, as shown inFIG.6, the at least one first die101includes a plurality of first dies101vertically stacked. In some embodiments, two adjacent first dies101are bonded through a hybrid bonding including a metal-to-metal bonding and a dielectric-to-dielectric bonding. In some embodiments, the dielectric layer DL on the sidewall of the first die101(e.g., tier-1 first die101) close to the integrated circuit structure IC is thicker than the dielectric layer DL on the sidewall of the first die (e.g., tier-2 first die101) away from the integrated circuit structure IC. In some embodiments, the dielectric layer DL is further disposed between two adjacent first dies101.

In some embodiments, the integrated circuit package20/20a/20bfurther includes a dielectric encapsulation E disposed around the at least one first die101and over the integrated circuit structure IC. In some embodiments, the dielectric encapsulation E is separated from the at least one first die101by the dielectric layer DL.

In view of the above, the dielectric layer of the disclosure is disposed between the adjacent dies and between the topmost die and the redistribution layer structure, and covers the entire sidewalls of the dies. In some embodiments, each dielectric layer over the corresponding die serves as an isolation film for isolating the die from undesired components or materials. Besides, the method of the disclosure is simple and compatible with the existing processes.

Many variations of the above examples are contemplated by the present disclosure. It is understood that different embodiments may have different advantages, and that no particular advantage is necessarily required of all embodiments.

In accordance with some embodiments of the present disclosure, an integrated circuit package includes at least one first die, a plurality of bumps, a second die and a dielectric layer. The bumps are electrically connected to the at least one first die at a first side of the at least one first die. The second die is electrically connected to the at least one first die at a second side of the at least one first die. The second side is opposite to the first side of the at least one first die. The dielectric layer is disposed between the at least one first die and the second die and covers a sidewall of the at least one first die.

In accordance with alternative embodiments of the present disclosure, an integrated circuit package includes at least one first die, an integrated circuit structure, a dielectric layer and a plurality of bumps. The at least one first die is bonded to the integrated circuit structure at a first side of the at least one first die. The dielectric layer covers a top and a sidewall of the at least one first die. The bumps are electrically connected to the at least one first die at a second side of the at least one first die. The second side is opposite to the first side of the at least one first die.

In accordance with yet alternative embodiments of the present disclosure, a method of forming an integrated circuit package includes the following operations. At least one first die is bonded to a first carrier at a first side of the at least one first die, and the first die includes a first semiconductor substrate, a plurality of first through substrate vias penetrating through the first semiconductor substrate and a first interconnect structure over the first substrate. The first semiconductor substrate is partially removed to expose portions of the first through substrate vias. A dielectric layer is formed over a top and a sidewall of the at least one first die and around the exposed portions of the first through substrate vias. A second die is bonded to the at least one first die at a second side of the at least one first die.

Other features and processes may also be included. For example, testing structures may be included to aid in the verification testing of the 3D packaging or 3DIC devices. The testing structures may include, for example, test pads formed in a redistribution layer or on a substrate that allows the testing of the 3D packaging or 3DIC, the use of probes and/or probe cards, and the like. The verification testing may be performed on intermediate structures as well as the final structure. Additionally, the structures and methods disclosed herein may be used in conjunction with testing methodologies that incorporate intermediate verification of known good dies to increase the yield and decrease costs.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure.