A channel estimate interpolation circuit comprising: an arithmetic unit that selectively performs an FFT (Fast Fourier Transform) operation or an inverse-FFT operation; a first buffer that stores first channel estimate values estimated based on reference signals discretely arranged in subcarriers within a predetermined bandwidth; a second buffer that stores a result of the operation obtained by the arithmetic unit; and a converter that is connected to the arithmetic unit, and the first and second buffers (102, 103), wherein the converter is configured to execute: a process to estimate second channel estimate values corresponding to subcarriers outside the bandwidth, by performing a linear interpolation between channel estimate values corresponding to reference signals arranged at both ends of the bandwidth among the first channel estimate values stored in the first buffer; a process to cause the arithmetic unit to perform the inverse-FFT operation for channel estimate values obtained by merging the first and second channel estimate values, and to store a first delay profile obtained by the inverse-FFT operation in the second buffer; a process to replace data components with zero, the data components delayed for a predetermined threshold time or more in the first delay profile stored in the second buffer; a process to cause the arithmetic unit to perform the FFT operation for a delay profile obtained by the replacement, to store third channel estimate values obtained by the FFT operation in the second buffer; and is characterized by a process to extract channel estimate values corresponding to the subcarriers outside the bandwidth from the third channel estimate values stored in the second buffer, wherein the converter is configured to repeatedly execute the processes to while treating the channel estimate values extracted in the process as the second channel estimate values used in the process. an arithmetic unit that selectively performs an FFT (Fast Fourier Transform) operation or an inverse-FFT operation; a first buffer that stores first channel estimate values estimated based on reference signals discretely arranged in subcarriers within a predetermined bandwidth; a second buffer that stores a result of the operation obtained by the arithmetic unit; and a converter that is connected to the arithmetic unit, and the first and second buffers (102, 103), wherein the converter is configured to execute: a process to estimate second channel estimate values corresponding to subcarriers outside the bandwidth, by performing a linear interpolation between channel estimate values corresponding to reference signals arranged at both ends of the bandwidth among the first channel estimate values stored in the first buffer; a process to cause the arithmetic unit to perform the inverse-FFT operation for channel estimate values obtained by merging the first and second channel estimate values, and to store a first delay profile obtained by the inverse-FFT operation in the second buffer; a process to replace data components with zero, the data components delayed for a predetermined threshold time or more in the first delay profile stored in the second buffer; a process to cause the arithmetic unit to perform the FFT operation for a delay profile obtained by the replacement, to store third channel estimate values obtained by the FFT operation in the second buffer; and is characterized by a process to extract channel estimate values corresponding to the subcarriers outside the bandwidth from the third channel estimate values stored in the second buffer, a process to estimate second channel estimate values corresponding to subcarriers outside the bandwidth, by performing a linear interpolation between channel estimate values corresponding to reference signals arranged at both ends of the bandwidth among the first channel estimate values stored in the first buffer; a process to cause the arithmetic unit to perform the inverse-FFT operation for channel estimate values obtained by merging the first and second channel estimate values, and to store a first delay profile obtained by the inverse-FFT operation in the second buffer; a process to replace data components with zero, the data components delayed for a predetermined threshold time or more in the first delay profile stored in the second buffer; a process to cause the arithmetic unit to perform the FFT operation for a delay profile obtained by the replacement, to store third channel estimate values obtained by the FFT operation in the second buffer; and is characterized by a process to extract channel estimate values corresponding to the subcarriers outside the bandwidth from the third channel estimate values stored in the second buffer, wherein the converter is configured to repeatedly execute the processes to while treating the channel estimate values extracted in the process as the second channel estimate values used in the process.