A system, comprising: a plurality of processors, each comprising at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports (301 - 303); and a plurality of dynamically configurable communication elements, each comprising a plurality of communication ports (401 - 405), a first memory, and a routing engine; wherein said plurality of processors and said plurality of dynamically configurable communication elements are coupled together in an interspersed arrangement; wherein, for each of said processors, said plurality of processor ports (301 - 303) are configured for coupling to a first subset of said plurality of dynamically configurable communication elements; wherein, for each of said dynamically configurable communication elements, said plurality of communication ports (401 - 405) comprise a first subset of communication ports (401 - 403) configured for coupling to a a subset of said plurality of said processors and a second subset of communication ports (404 - 405) configured for coupling to a second subset of said plurality of dynamically configurable communication elements; wherein one of said processors is configurable as a source device to transfer a first plurality of data through an intermediate subset of said plurality of dynamically configurable communication elements to a destination device; characterized in that, after said source device begins transfer of said first plurality of data through said intermediate subset to said destination device, if either said source device or one of said intermediate subset stalls, the stalling device is operable to propagate stalling information through one or more of said intermediate subset to said destination device; wherein said destination device is operable to suspend processing of said first plurality of data upon receipt of the stalling information. a plurality of processors, each comprising at least one arithmetic logic unit, an instruction processing unit, and a plurality of processor ports (301 - 303); and a plurality of dynamically configurable communication elements, each comprising a plurality of communication ports (401 - 405), a first memory, and a routing engine; wherein said plurality of processors and said plurality of dynamically configurable communication elements are coupled together in an interspersed arrangement; wherein, for each of said processors, said plurality of processor ports (301 - 303) are configured for coupling to a first subset of said plurality of dynamically configurable communication elements; wherein, for each of said dynamically configurable communication elements, said plurality of communication ports (401 - 405) comprise a first subset of communication ports (401 - 403) configured for coupling to a a subset of said plurality of said processors and a second subset of communication ports (404 - 405) configured for coupling to a second subset of said plurality of dynamically configurable communication elements; wherein one of said processors is configurable as a source device to transfer a first plurality of data through an intermediate subset of said plurality of dynamically configurable communication elements to a destination device; characterized in that, after said source device begins transfer of said first plurality of data through said intermediate subset to said destination device, if either said source device or one of said intermediate subset stalls, the stalling device is operable to propagate stalling information through one or more of said intermediate subset to said destination device; wherein said destination device is operable to suspend processing of said first plurality of data upon receipt of the stalling information.