Abstract:
A circuit provides an output signal in accordance with crossing points of a differential signal, which includes a normal input signal and a complementary input signal. The circuit includes a first amplifier for amplifying a first signal difference between the normal input signal and a first threshold value, and for providing as a first output signal the amplified first signal difference. The circuit includes a second amplifier for amplifying a second signal difference between the complementary input signal and a second threshold value, and for providing as a second output signal the amplified second signal difference. The circuit also includes a first comparator for providing a first logical level when a third signal difference between the first output signal and the second output signal is greater than a third threshold value, and for providing a second logical level when the third signal difference is smaller than the third threshold value.

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates to circuits for providing a logical output signal in accordance with crossing points of differential signals. Circuits of that kind can be advantageously used, for example, at a front end of an automatic test equipment (ATE). In such ATE environment, output signals of the devices under test (DUT) may be single-ended as well as differential type signals. 
     The value of an ATE for the user is dependent on many different factors. Two of them are universality in the meaning of how many different parts and/or different signal types can be tested, and performance in the meaning of speed and accuracy of gaining the testing results. 
     Regarding the circuits which are supposed to receive DUT generated signals, a problem occurs if DUTs which have single-ended signals (signals which need only one pin for exit to the ATE) should be tested on the same testing equipment as DUTs which provide differential signals (signals which need two pins where one pin represents the normal logic output level and the other pin represents the complementary logic output level). 
     For a clear understanding of the following drawings and description of the invention it is advisable to set forth the conventions used below. 
     FIG. 1 a  shows a basic circuit drawing of a comparator as used e.g. in ATE systems. It is essentially a symmetrical differential amplifier formed of transistors Q 1  and Q 2 . This simple symmetrical differential amplifier basically provides two output signals: a normal and a complementary signal. 
     The input signal IN to Q 1  is compared with a threshold value TH applied to Q 2 . The result is a normal signal OUT 1  developed from Q 2 , and a complementary signal NOUT 1  from Q 1 . Since both physical signals represent the same information content (a logical 0 means always that OUT 1 =low and NOUT 1 =high) it is sufficient and mostly used in symbolic representations and block diagrams to show, as depicted in FIGS. 1 b  and  1   c , only one output line OUT instead of OUT 1  and OUT 2 . The line OUT quite commonly represents the polarity of the normal signal and accordingly always behaves like OUT 1 . 
     Most of the present ATEs can only operate on single-ended signals and up to now only a few can handle differential signals. Currently used concepts for handling differential signals by single-ended ATEs are using two single-ended comparators C 1  and C 2 , as shown in FIG. 2, where the threshold voltages VTH 1  for C 1  and VTH 2  for C 2  are set to the same level, usually 50% of the logic levels. In this example, SIG represents the input signal from the DUT to the ATE having the normal signal level and NSIG the complementary level. 
     A major disadvantage of this concept is the timing inaccuracy that occurs when the zero crossing point of the signals SIG−NSIG is not at the same zero crossing point of (SIG−VTH) and/or (NSIG−VTH). 
     Timing errors which result from even minimally delayed zero crossings are represented in FIG. 3, which shows that the output signals OUT 1  of C 1  and OUT 2  of C 2  are out of phase. The leading and trailing edges of both, OUT 1  and OUT 2 , are shifted compared to the correct point in time, represented by the vertical dash line in the middle between the outer dash lines. The calculated signal curve (SIG−NSIG) shows the real signal crossing of SIG and NSIG. Derived from that curve, an expected timing-error free output signal OUT 1 _EXP is also represented in FIG.  3 . The real zero crossings of NSIG/VTH and of SIG/VTH represent the outer dash lines, and they show at the bottom line of this figure the timing errors of OUT 1  and OUT 2  versus the real zero crossing of (SIG−NSIG). From this it is clear that further processing of inaccurate DUT signals by an ATE leads to measurement errors which in most cases can not result in a reliable estimation of the tested DUT. 
     It is noted that the shown phase shift is just one example of a situation where the crossing point between signals SIG and NSIG are not at the middle between the high and low level. Other situations can be, for example, different swings, levels, or transition times. 
     Therefore, different approaches have been discussed, which are shown in FIGS. 4 a-   4   c . Some ATEs with the capability of handling both alternatives may use two single-ended comparators C 1 , C 2  and one differential comparator D having a separate output line OUTD. The input line of the differential comparator D for the normal signal level is connected to the line carrying the differential signals SIG with the normal logic level at the input of C 1 , and the input line of D for the complementary signal level is connected to the line with the differential signals NSIG at the input of C 2 . The implementation of FIG. 4 a  suffers from the fact that there is an extra line required for the differential comparator output OUTD. 
     In order to reduce the output line expenditure, it is shown in the example of FIG. 4 b  that OUTD can be replaced by OUT 1 , however, by adding a switch SW 1  which connects OUT 1  either to the output of C 1  or to the output of D, so that lines originally used for single-ended applications now serve differential applications. 
     FIG. 4 c  shows another alternative, where a switch SW 2  can be used to route either one threshold voltage VTH 1 ( 2 ) or the complement signal NSIG (normal signal SIG) to one of the comparators C 1 (C 2 ), dependent on whether SW 2  is inserted into the VTH 1  line to C 1  or the VTH 2  line to C 2 . FIG. 4 c  further shows the circuit modifications for C 1 : SW 2  is only connected to C 1 , so that when in the single-ended mode SW 2  connects C 1  to threshold voltage VTH 1 , and when in differential mode SW 2  connects C 1  to NSIG at the input of C 2 . 
     The approaches according to FIGS. 4 a  and  4   b  have significant disadvantages in that each incoming signal line is loaded by an additional comparator that is not used when single-ended applications are run by the ATE. In these cases the differential comparator D represents a parasitic load. On the other hand, when the ATE is running differential applications the single-ended comparators C 1  and C 2  contribute to parasitic signal distortions. This has a negative impact on the ATE performance, because any incoming signal is delayed and frequency-limited due to parasitic capacitances on the input lines of the comparators. As a further disadvantage the fact can be regarded that the above-described approaches need considerably more electrical power and more silicon space for implementation. Furthermore, the solution shown in FIG. 4 c  is not useful for high-speed applications, because signals transferred via switches become distorted per se and provide signal delays and other distortions by themselves. 
     These above problems, however, can be solved by using two different dedicated ATEs or one ATE with different, dedicated plug-in printed circuit cards with pin dedicated electronic circuitry. Both solutions, however, again have severe disadvantages, like higher cost, extra floor space, and restrictions in universality of channel usage by the ATE. 
     SUMMARY OF THE INVENTION 
     It is an object of the invention to provide an improved circuit for providing a logical output signal in accordance with crossing points of differential signals. 
     These objects of the invention are solved by the independent claims. Preferred embodiments are shown by the dependent claims. 
     The circuit structure of the invention thus allows that two single-ended comparators are combined to a differential comparator without adding parasitic components to the measurement node of an ATE to which it is connected and therefore without causing a negative impact on the bandwidth of the ATE&#39;s input channels. The number of additional components needed for the combining circuitry of the comparators as well as the additional current can also be minimal. 
     It is clear that the invention can be partly or entirely realized by suitable software subroutines or programs, which can be executed by a suitable data processing unit incorporated e.g. in the ATE controller circuitry. 
     It is also apparent that although described herein for the example of ATE applications, the invention is not limited thereto but can be applied wherever logical output signals in accordance with crossing points of different signals have to be provided. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     Other objects and many of the attendant advantages of the present invention will be readily appreciated and become better understood by reference to the following detailed description when considering in connection with the accompanied drawings. Features that are substantially or functionally equal or similar will be referred to with the same reference sign(s). The drawings show in: 
     FIGS. 1 a-   1   c  a simplified circuit diagram and block diagrams of symbolic representations of a comparator, 
     FIG. 2 a block diagram of comparators used for handling single-ended as well as differential signals, 
     FIG. 3 a pulse/time diagram of the input and output pulses of the comparators of FIG. 2 occurring during operation, 
     FIGS. 4 a-   4   c  different circuit arrangements of comparators for handling single-ended as well as differential signals, 
     FIG. 5 a representation of the basic idea of the invention, 
     FIGS. 6 a-   6   c  block diagrams and a pulse/time diagram showing the input and output pulses during operation of an example of the invention, 
     FIGS. 7 a-   7   f  block diagrams of various circuit arrangements for performing single-ended as well as differential compare operations according to the invention, 
     FIG. 8 a circuit diagram which represents an implementation of the circuit arrangement of FIG. 7 c,    
     FIG. 9 a modified circuit diagram of FIG. 7 c  for equal level logic output signals in single-ended and differential mode, 
     FIG. 10 a circuit diagram which represents an implementation of the circuit arrangement of FIG. 7 e,    
     FIG. 11 a simplified block diagram for representing the latch function used in high-speed comparators, 
     FIG. 12 a circuit diagram with latch function incorporated, 
     FIG. 13 a pulse/time diagram which shows the various input, control and output signals of the circuit arrangement of FIG. 12 occurring during operation, and 
     FIG. 14 a circuit diagram which represents an implementation of the circuit arrangement of FIG. 7 d  with supplemented latch function. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     The new idea on which the invention is based takes advantage of the fact that almost all comparing circuits (or comparators) consist of more than one amplifier stage where the first stage due to its relative low amplification provides a significant wide linear region in its steady-state characteristic (characteristic curve). 
     FIG. 5 shows the basics of the invention. Two amplifier stages CS 1  and CS 2  of a comparator, e.g. C 1  of FIG. 2, are shown in FIG.  5 . The same subdivision into at least two stages of the amplifier stages could also be made with comparator C 2  which, however, is not shown in FIG.  5 . The level transition of signal SIG from logic low to logic high proceeds widely linear as can be seen on the (SIG−VTH) time axis in FIG.  5 . The output signal out 1  of the first stage CS 1 , derived from the linear region, properly biased into the middle of the linear region, will be transferred to the second stage CS 2  having a similar amplification factor. This means that due to the added amplification of the second stage CS 2  the linear region with respect to the input signal gets smaller, an effect which continues with any subsequent amplification stage. 
     For providing best results with circuits of the invention, it is recommended that the level where the zero crossings of (SIG−NSIG) occur is within the linear region of the first stage(s). Since most of the DUTs that require differential testing are using low signal swings in the range of 1 Volt or less this condition is met in almost all cases. 
     The general idea of the invention is shown in block-diagrammatic form in FIG. 6 a , which can be understood as a differential comparator split internally into a first and a second stage. The wide linear region of the first stages in each comparator C 1 , C 2  is used to generate the signals SIGOUT (OUT 1 ) of comparator C 1  and NSIGOUT (OUT 2 ) of comparator C 2  after the first stage(s) which are fed to a third comparator C 3  performing the final comparison by generating a sum signal (SIGOUT−NSIGOUT) relative to the VTH 3  level (mostly set to 0V) of the circuitry, resulting in signal OUTD. 
     It should be noted that C 1  and C 2  in FIG. 6 a  each represent a first stage for performing subsequently a subtraction, C 3  represents all further stages ( 2 ,  3 , . . . ), and C 1 , C 2  and  3  together form a comparator circuit. 
     For better understanding of FIGS. 7 a-   7   f , the subtractor function S is shown in FIG. 6 b  as a separate function forming the difference of the signals SIGOUT−NSIGOUT. The sum signal is then related to the VTH 3 =0V level of the circuitry by comparator C 3 . As usual for handling differential signals by the comparators the threshold voltages VTH are again set to VTH=VTH 1 =VTH 2 . 
     The single phases of how the result of an error free output signal OUTD is produced are shown in FIG. 6 c . The first six lines from above are similar to those shown in FIG.  3 : The zero crossing of the signals NIG/SIG occurs at the same time as the zero crossing of SIG−NSIG with the zero voltage line. 
     This means that the expected signal OUTD_EXP is in phase with the SIG/NSIG crossing. The signal lines below the sixth line demonstrate how the invention uses the broad output linear region to generate the signals NSIGOUT and SIGOUT. These signals are fed to a subtractor S which forms the difference signal SIGOUT−NSIGOUT and which signal is transferred to comparator C 3  for performing the final comparison. This results in the desired error free differential output signal OUTD. 
     A large variety of implementations of the basic idea of the invention is shown in FIGS. 7 a-   7   f . The gist of the invention, however, covers even more circuit structures which might be evident to those having ordinary skill and baring in mind the basic idea of the invention, namely using the broader (substantially) linear region of the first amplifier stage of single-ended comparators for making the signal subtraction. 
     Starting with the block diagram of FIG. 7 a  which is quite similar to FIG. 6 a , it can be seen that the tapping points for the subtractor S are chosen between the first stage C 1 S 1  having low amplification and the second stage C 1 S 2  of comparator C 1  and between the first stage C 2 S 1  having equally low amplification and the second stage C 2 S 2  of comparator C 2 . The difference signal SIGOUT−NSIGOUT is derived by subtractor S (please refer to FIG. 6 a ) and fed to differential comparator C 3  which generates the timing error free differential output signal OUTD (reference should also be made to FIGS. 1 a-   1   c).    
     If a switch SW is added and the subtractor S is inserted between C 1 S 1  and C 1 S 2 , as shown in FIG. 7 b , C 3  of FIG. 7 a  is not needed anymore. 
     The structure of FIG. 7 c  differs from FIG. 7 b  in so far as two-position switch SW is used to connect the connecting line between C 2 S 1  and C 2 S 2  either to subtractor S or to C 2 S 2 . When in differential mode (SW in the up position), C 1 S 2  provides the error free differential output signal OUTD. When SW is in the down position the whole circuit functions as two independent single-ended comparators. 
     Another alternative shows FIG. 7 d . Two subtractors S 1  and S 2  and two switches SW 1  and SW 2  are used to either generate OUTD by C 1 S 2  (when SW 1  is closed and at the same time SW 2  is open) or by C 2 S 2  (when SW 1  is open and SW 2  is closed) or by C 1 S 1  and C 2 S 2  (when SW 1  and SW 2  are closed). 
     The block diagram of FIG. 7 e  uses only one subtractor S and switches S 1  and S 2 , with S 2  being a two-position switch. Similar to the arrangement in FIG. 7 d  this comparator can generate the timing error free differential signal OUTD either by C 1 S 2  or both. In the first case SW 1  is closed and SW 2  is in the down position where it connects C 2 S 1  with C 2 S 2 . In the second case SW 1  is closed again and SW 2  is in the up position where it connects the output of S to C 2 S 2 . For single-ended operations SW 1  is open and SW 2  in the down position. 
     In FIG. 7 f  a block arrangement is shown for applications where the input signals SIG and NSIG are allowed to have floating levels. For compensation purposes both signals are added in adder A and the sum signal is subsequently divided by two in divider D. Two-position switches SW 1  and SW 2  are used to feed in case of floating level input signals this averaged signal (SW 1  in down and SW 2  in up position) to C 1 S 1  and C 2 S 1  instead of the threshold voltages VTH 1  and VTH 2 . In case of non-floating input signals, switches SW 1  is in the up and SW 2  is in the down position where the threshold voltages are applied to C 1 S 1  and C 2 S 1 . Further signal processing may be as shown in FIG. 7 c  where SW has the same function as SW 3 . 
     The above-described floating threshold approach can also be applied to the circuits shown in FIGS. 7 a ,  7   b ,  7   d , and  7   e.    
     A simple circuit arrangement according to FIG. 7 c , realized with NPN-transistors is depicted in FIG.  8 . The linear region which is important for generating the timing error free differential output signals OUT 1 /NOUT 1  (OUTD in FIG. 7 c ) and OUT 2 /NOUT 2  is basically defined by current  11 , derived from a current source, flowing through comparator C 1  and resistors R 10  and R 11 . In case of comparator C 2  the linear region is basically defined by  12 , also derived from a current source and R 20  and R 21 . Switch SW is realized by transistors Q 1 , Q 2 , Q 26  and Q 27  and subtractor S by the currents flowing through Q 22 , Q 1  to OUT 1  and through Q 13  to OUT 1 , as well as through Q 23 , Q 2  to NOUT 1  and through Q 12  to NOUT 1 . The difference of both partial currents is resulting in SIGOUT−NSIGOUT. Table TAB 1  at the bottom of FIG. 8 shows the various relationships between the involved nodes and components of the comparators dependent on the mode of operation: single-ended or differential. The mode control element is voltage VID which when sufficiently smaller than voltage VC 2  defines together with TH 2 =TH 2  the single-ended mode and when sufficiently greater than VC 2  together with TH 2 =TH 1  the differential mode of operation. 
     As the logic levels are different in this circuitry when in single-ended or in differential mode this could present a problem to subsequently connected circuits. In order to have the same logic levels in both the single-ended or the differential mode of operation, the cascodes Q 16  and Q 17  (FIG. 9) along with diodes D 1  and D 2  and two-position switch SW 1  are added. For performing differential operations SW 1  in the D-position and provides current I(=I 1 =I 2 ) to the diodes D 1  and D 2  connected in parallel. By this the sum of the currents flowing through Q 16 /Q 17  does not change with the operational mode. In the S-position of switch SW 1 , current I is led to ground or (not shown) is switched off when in single-ended mode. 
     Table TAB 2  at the bottom of FIG. 9 again shows the various relationships between the involved nodes and components of the comparators and the control signals used to set the comparators to the single-ended or the differential mode of operation. 
     Another sample of the various structures depicted in FIGS. 7 a-   7   f  is shown in FIG. 10 that represents a detailed circuit example drawing of the arrangement of FIG. 7 e . Basic mode control elements are the control voltages VCD and VID, shown in the middle between comparators C 1  and C 2  and again in table TAB 3  which control transistors Q 3 /Q 4  and Q 1 /Q 2 . Transistors Q 3  and Q 4  together take half of the sum current from Q 12 ,Q 13 , Q 1  and Q 2  and feed it to the resistors R 23  and R 24  at the nodes OUT 1  and NOUT 1 . So, both outputs basically represent the difference signal SIG−NSIG for further processing by subsequent comparator stages. 
     For performing high-speed operations most of the comparators are designed with a built-in latch function which usually results in the highest accuracy when a DUT signal is supposed to be sampled. As shown in FIG. 1 the output signal OUT is kept at the current state by using the latch function, which is independent on the present state of the input signal IN when the transition of a latch enable signal LE occurs. At this moment the input of comparator C 3  (see also FIG. 6) is switched to its own output or to a signal directly derived from the output. 
     An implemented combination of the circuit of FIG. 10 with the latch function of FIG. 11 is shown in FIG.  12 . For latch purposes in connection with comparator C 1  a feedback path via Q 18 , Q 19 , V 1   a , V b , I 1   a , I 1   b , Q 14  and Q 15  is established which is activated when the latch enable signal LE goes high and the complement signal NLE goes low which results in re-routed current flow of I 1  from Q 11 , Q 12  and Q 13  to Q 10 , Q 14  and Q 15 . The same measures are taken for implementing the latch function within comparator C 2 . This technique of built-in latch functions is already known for high-speed comparators. 
     The basic idea of how to combine both comparator types by using transistors Q 1 , Q 2 , Q 3  and Q 4  also works with an implemented latch function. Since the current distribution between Q 16 , Q 17  and Q 3 , Q 4  is equal when in differential mode, the resulting voltages and therefore the feedback characteristic of both comparators is also equal. This results in the desired latch function that is derived from the difference voltage SIG−NSIG. 
     Due to the circuit conformity of C 1  and C 2  it is sufficient to describe the details of the latch L only for C 1 . The details of the latch function incorporated in C 2  are the same accordingly. 
     The latch function L incorporated in C 1  (and C 2 ) is shown within the dotted lines. It comprises transistors Q 10 , Q 11 , Q 14  and Q 15 . As long as signal LE is low (and NLE is high) transistor Q 10  is off (not conductive) and current I 1  flows to the differential amplifier comprising transistors Q 12  and Q 13  and resistors R 10  and R 11 . Since Q 10  is off, there is also no current flow from Q 14  and Q 15  possible so that they do not contribute to the functionality. In this case the comparator is in transparent mode in which any logic input changes are reflected directly at the output. 
     When LE goes high (and NLE goes low) then the current flow I 1  is re-routed from the differential amplifier comprising Q 12 , Q 13 , R 10  and R 11  to the amplifier Q 14 , Q 15  which distribute this current in accordance with the difference between the voltages at their base connections, so that a positive feedback occurs which holds OUT 1  and OUT 2  in their current states. The pulse/time diagram in FIG. 13 shows the control effects of the latch control signals LE and NLE with respect to the latch function incorporated in high-speed comparators as described straight above. Table TAB 4  at the bottom of FIG. 12 again shows the essential control signals used for operating the comparator either in single-ended or in differential mode. 
     A somewhat simpler circuit arrangement, representing an implementation according to FIG. 7 d  with latch function incorporated is shown in FIG.  14 . The currents of the comparators C 1  and C 2  are split in equal parts between both of them and the combination takes place directly at the outputs OUT 1  (complement OUT 1  B) and OUT 2  (complement OUT 2 B). 
     The resistors R 1 -R 4 , R 14 , R 15 , R 24  and R 25  are optional and may be used to distribute the said currents more evenly if the required condition of equal voltages VC 1 =VCD 1  may not exactly be met when, among other reasons the involved semiconductor components differ too much from each other. The switches SW 1  and SW 2  of FIG. 7 d  are represented in FIG. 14 by SW 1 , comprising Q 1 , Q 2 , R 1 , R 2 , R 24 , R 25  and Q 26 , Q 27  and by SW 2 , comprising Q 3 , Q 4 , R 3 , R 4 , R 14 , R 15  and Q 16 , Q 17 . The subtractor functions are formed in the same way as described with FIG. 8 by subtracting the partial currents resulting in SIGOUT 1 −NSIGOUT 1  at OUT 1  and NSIGOUT 1 −SIGOUT 1  at OUT 2 . Table TAB  5  at the bottom of FIG. 14 again shows the essential control elements used for switching from single-ended to differential mode of operation.