Abstract:
An aperture correction circuit is disclosed in which the first portions of the differentiated signals of input video signals are inverted, and the waveform shaped signals thus obtained and the input video signals are added together whereby the corrected video signals having sharp edged waveforms are obtained.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates generally to an aperture correction circuit, and more particularly to an aperture correction circuit by which ideal corrected video signals having sharp edged waveforms are obtained. 
     2. Description of the Prior Art 
     In television receivers or the like, the sharpness of a reproduced picture is limited by the frequency and phase response of the video channels of the receivers and by the size of the beam spot on its cathode ray tube. 
     In order to improve the picture sharpness, so-called aperture correction circuits are provided which are well known in the prior art. 
     Conventional aperture correction circuits of the prior art perform their operations by superimposing twice-differentiated signals of input video signals on the input video signals. 
     However, in actual television receivers and the like, the input video signals have relatively dull edged waveforms so that correcting signals having sharp waveforms can&#39;t be obtained just by differentiating the input video signals. That is, the input video signals can&#39;t be corrected sufficiently. 
     OBJECT OF THE INVENTION 
     Accordingly, it is an object of this invention to provide a novel aperture correction circuit avoiding the above-mentioned disadvantages inherent in the prior art. 
     It is another object of this invention to provide an improved aperture correction circuit for television receivers and the like. 
     It is a further object of this invention to provide a novel aperture correction circuit which can correct input video signals ideally even when the input signals have relatively dull edged waveforms. 
     SUMMARY OF THE INVENTION 
     The present invention provides a novel aperture correction circuit which can sharpen the edge portions of input video signals sufficiently. The aperture correction circuit according to this invention includes a differentiating circuit, a waveform shaping circuit and an adding circuit. 
     The input video signals, which are supplied to the aperture correction circuit from an appropriate video signal source, are supplied to the differentiating circuit and the adding circuit simultaneously. 
     The differentiated signals from the differentiating circuit are supplied to the waveform shaping circuit and first half portions of the differentiated signals are inverted by the waveform shaping circuit. The waveform shaped signals from the waveform shaping circuit are supplied to the adding circuit whereby aperture corrected signals are derived from the adding circuit. 
    
    
     BRIEF DESCRIPTION OF THE DRAWING 
     FIG. 1A to FIG. 1D, inclusive, show waveform diagrams used for explaining the principle of this invention; 
     FIG. 2 shows a circuit diagram illustrating an embodiment of the aperture correction circuit according to the present invention; and 
     FIG. 3A to FIG. 3I, inclusive, show waveform diagrams used for explaining the operation of the circuit shown in FIG. 2. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     FIG. 1A to FIG. 1D show waveform diagrams which are used for explaining the principle of an embodiment of this invention. FIG. 1A shows a leading edge of an input video signal S 1  and FIG. 1B shows a differentiated signal S 2  of the input signal S 1 . By inverting a first half portion (illustrated by hatching) of the differentiated signal S 2 , a correcting signal S 3  is obtained, as shown in FIG. 1C. And ideally corrected video signal S 4  having a sharp leading edge is obtained by superimposing the correcting signal S 3  on the input video signal S 1 , as shown in FIG. 1D. 
     An embodiment of the aperture correction circuit according to the invention based upon the above principle will be now described with reference to FIGS. 2 and 3. In FIG. 2, reference numeral 1 indicates an input terminal to which an input signal S 5  having dull edges, as shown in FIG. 3A, is applied. A corrected signal which consists of the input signal S 5  and a correcting signal superimposed on the former is delivered to an output terminal 2. In this case, the input signal S 5  is supplied to a first differentiating circuit consisting of a capacitor 3 and a resistor 4 to be differentiated and then supplied to the base of a transistor 5 to be phase-inverted. Thus, the signal appearing at the collector of the transistor 5 or at a point B is a once-differentiated signal S 6  which is phase-inversed as shown in FIG. 3B. The once-differentiated signal S 6  is applied to the base of a transistor 6 for phase-splitting. An output signal obtained at the emitter of the transistor 6 is supplied to a second differentiating circuit consisting of a capacitor 7 and a resistor 8 to be differentiated thereby. Thus, an output signal appearing at the ouput terminal of the second differentiating circuit or at a point C is a twice-differentiated signal S 7  as shown in FIG. 3C. The ouput signal S 7  from the second differentiating circuit is applied to the base of a transistor 9 with an emitter grounded to be phase-inverted and thereafter is applied to a limiter 10 consisting of two diodes connected in parallel with opposite polarities. Accordingly, a pulse signal S 8 , as shown in FIG. 3D, is obtained at the output terminal of the limiter 10 or at a point D. The pulse signal S 8  shown in FIG. 3D is then supplied to the base of a transistor 11 for phase-splitting, so that a switching signal S 8  in phase with the pulse signal S 8  is obtained at the emitter of the transistor 11 or at a point D&#39; while a switching signal S 9  in reverse phase with the switching signal S 8 , as shown in FIG. 3E, is obtained at the collector of the transistor 11 or at a point E. These switching signals S.sub. 8 and S 9  are supplied to bridge-connected diode switching circuits 12A and 12B, respectively. Generally speaking, the circuit elements 7 through 11 comprise an embodiment of a switch control means responsive to the once-differentiated signal S 6  and controlling a switching means, such as bridge rectifiers 12A and 12B, so that the output of the latter corresponds to the differentiated signal with the first half portion of the latter being inverted. 
     It is assumed that a point of the switching circuit 12A supplied with the switching signal S 8  is taken as a first control terminal, a 1  and a point thereof supplied with the switching signal S 9  is taken as a second control terminal, b 1 . In the switching circuit 12A a series connection of diodes D 1  and D 2  and another series connection of diodes D 3  and D 4 , whose forward directions are selected from the point a 1  to the point b 1 , are connected in parallel. In this case, the connection point between the diodes D 1  and D 2  is made as an input terminal c 1  and the connection point between the diodes D 3  and D 4  is made as an ouput terminal d 1 . In this switching circuit 12A, resistors are connected in parallel to the diodes D 1  to D 4 , respectively. Similarly, the other switching circuit 12B is formed of diodes D 5  to D 8  connected in bridge and resistors connected in parallel thereto, respectively. In the switching circuit 12B, a series connection of the diodes D 6  and D 5  and another series connection of the diodes D 7  and D 8 , which is connected in parallel to the former, are connected in forward direction from a second control terminal, b 2 , supplied with the switching signal S 9  to a first control terminal, a 2 , supplied with the switching signal S 8 . The resistors respectively connected in parallel to the diodes D 1  to D 4  of the switching circuit 12A and the resistors respectively connected in parallel to the diodes D 5  to D 8  of the switching circuit 12B are selected relatively high in resistance to make their output voltage zero when each of the diodes is non-conductive. 
     The input terminal c 1  of the switching circuit 12A is supplied with a signal S 10  shown in FIG. 3F which is produced by arranging the once-differentiated signal S 6  shown in FIG. 3B in negative polarity, while the input terminal c 2  of the switching circuit 12B is supplied with a signal S 11  shown in FIG. 3G which is produced by arranging the once-differentiated signal S 6  shown in FIG. 3B in positive polarity. This function of generating signals s 10  and S 11  is accomplished by circuits provided with the once-differentiated signal S 6  and described generally as polarity determining means. Thus, the negative portion of the once-differentiated signal appearing at the collector of the transistor 6 (which is in reverse phase with the signal S 6  shown in FIG. 3B) and the negative portion of the once-differentiated signal appearing at the emitter of the transistor 6 (which is in phase with the signal S 6  shown in FIG. 3B) are transmitted through diodes 13A and 14A to a point F as a signal S 10  shown in FIG. 3F. At the same time, the positive portion of the once-differentiated signal appearing at the collector of the transistor 6 and the positive portion of the once-differentiated signal appearing at the emitter of the transistor 6 are transmitted through diodes 13B and 14B to a point G as a signal S 11  shown in FIG. 3G so that first and second signals of opposed respective polarities irrespective of the polarity of the differentiated signal S 6  are provided at points F and G. Note that diodes 13A, 14A, 13B and 14B together are arranged as a bridge rectifier. The ouput terminals d 1  and d 2  of the switching circuits 12A and 12B are connected together through resistors, and then a composite output signal of the switching circuits 12A and 12B is delivered through a capacitor to a point H as a composite signal S 12  as shown in FIG. 3H. The composite output signal S 12  delivered to the point H is added through a variable resistor 15 to the input terminal 1. 
     With the illustrated and described embodiment of the invention, in the time period when the switching signal S 8  is positive but the switching signal S 9  is negative, the diodes D 1  to D 4  of the switching circuit 12A are made conductive but the diodes D 5  to D 8  of the switching circuit 12B are made non-conductive. As a result, in this time period the former half of the signals S 10  is transmitted to the point H. While in the time period when the switching signal S 8  is negative but the switching signal S 9  is positive, the diodes D 1  to D 4  are made non-conductive but the diodes D 5  to D 8  are made conductive with the result that the latter half portion of the signal S 11  is transmitted to the point H. When the switching signals S 8  and S 9  are both zero, the diodes D 1  to D 4  and the diodes D 5  to D 6  are made non-conductive and hence the level at the point H is also zero. 
     Next, when the switching signal S 8  becomes negative and the switching signal S 9  becomes positive, the diodes D 1  to D 4  become non-conductive and the diodes D 5  to D 8  become conductive. When the polarities of the switching signals S 8  and S 9  are reversed, the diodes D 1  to D 4  become conductive but the diodes D 5  to D 8  become non-conductive. Consequently, switching means 12A and 12B operate to alternately conduct the signals of first and second opposed polarities provided by the polarity determining means and, as a result, the correcting signal S 12  shown in FIG. 3H corresponding to the differentiated signal with the first half portion of the latter being inverted is obtained at the point H. This signal is added to the input signal S 5  shown in FIG. 3A from the input terminal 1. Therefore, at the output terminal 2 there is obtained an ideal rectangular shaped signal S 13  which has a substantially vertical rising up portion and sharp edges, as shown in FIG. 3I. 
     Generally, speaking, the above described polarity determining means, switching means and switch control means respond to the differentiated input signal and cooperate to provide at the output of the switching means a correcting signal S 3  as illustrated in FIG. 1C. Collectively, these three elements correspond to the waveform shaping circuit. 
     As may be obvious from the above description, according to the present invention, a video signal, whose rising up portion is not vertical but inclined from the vertical and whose edges are dull, can be made to be an ideal one whose rising up portion is substantially vertical and whose edges are sharpened. 
     Accordingly, if the present invention is inserted into, for example, the luminance signal and chrominance signal sytems, the sharpness of a picture and the contour of its color can be made clear. 
     The foregoing description is given for only one preferred embodiment of the present invention, but it may be apparent that many modifications and variations could be effected by one skilled in the art without departing from the spirits or scope of the novel concepts of the present invention.