Abstract:
Time logging apparatus comprising a microprocessor programmed to distribute clock signals within memory locations corresponding to a plurality of primary accounts, each having an associated account key, is disclosed. The account to which any clock signal is added is determined exclusively by the last activated account key. A numerical display responds to actuation of function and/or account keys by displaying a time interval corresponding to the count in a selected memory location, the total time chargeable to the primary accounts, or additional time to be charged to a selected account. An indicator lamp adjacent each account key indicates whether the account has activity associated therewith at any time, and a removeable form having spaces arranged to be aligned with the account keys and lamps is provided for identifying the accounts and time intervals chargeable to each account.

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates generally to time keeping apparatus, and more specifically to apparatus requiring minimum operator attention for monitoring, displaying and facilitating the making of a written record of time chargeable to a plurality of accounts. 
     The keeping of time chargeable to individual accounts or tasks of interest has long been a necessary but burdensome chore. Time records are important for a variety of purposes, of which one of the more obvious is providing a basis for billing for professional services. In the context of a modern, professional office, the time keeping chore has become increasingly important because of increasing pressure to maximize the amount of billable time. This objective requires keeping accurate time records, of which one facet involves recording small amounts of time involved in the telephone consultations and other brief tasks for a client, patient or customer. Contributing to the burden of keeping time records is the fact that a day&#39;s activities frequently involve services for a significant number of clients, patients or customers, and that the total services for any single client during a day&#39;s time may be scattered throughout the day. 
     Many time record keeping aids have been devised and are known. These range very simple devices for facilitating manual monitoring and recording of only the most basic data, to very elaborate computerized systems permitting the monitoring, entry, manipulation, storage and retrieval of a vast amount of data directly or indirectly related to the time keeping task. 
     Regardless of the type of time keeping device or system, it is generally necessary to manually enter one or more catagories of information or data. At best, such manual processes require some attention and effort, and are a distraction from the primary duties of the professional. As a result, the entry of time keeping data tends to be postponed or neglected, and data inaccurately entered or data on significant blocks of time entirely omitted. Further, neglect, inaccuracies and omissions tend to increase directly with the complexity of the required entries and entry format. However, it is also true that more complete time records generally require more extensive entry of data. 
     In order to avoid many of the problems associated with previously known time record keeping aids, the applicant has devised a unique compact microprocessor based time logging system having substantial capabilities, and characterized by an exceptionally simple data entry and retrieval format. Function instructions and account information are entered with a maximum of two key actuations on a simple and understandable keyboard. Accordingly, minimum attention and effort are required, thus encouraging prompt and accurate time keeping practices. 
     SUMMARY OF THE INVENTION 
     Time logging apparatus in accordance with the present invention basically comprises memory means for storing counts of clock signals respectively corresponding to periods of time chargeable to each of a plurality of accounts, each account having an account switch associated therewith. Microprocessor means operating under program control responds to a single actuation of an account switch by causing subsequent clock signals to be accumulated only for the account associated with that switch. Display means is provided for displaying a time interval corresponding to the count in the memory means for a selected account, the display means being activated by the microprocessor means in response to sequential actuation of a first function key and an account key. Additional storage means may be provided for accumulating of clock signals at an accelerated rate, and, in response to sequential actuation of a second function key and an account key, to add its stored count to the count for the selected account. Further, the microprocessor means may be programmed to cause the additional memory means to accumulate a count at a rate which increases with time, and to provide for optional display modes whereby fractional hours of time are displayed in minutes or in hundredths of an hour. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a pictorial view of a time logging device in accordance with the applicant&#39;s invention; 
     FIG. 2 is a block diagram of the principal functional elements of the applicant&#39;s time logging apparatus; 
     FIGS. 3A and 3B together comprise a schematic diagram of a particular embodiment of the time logging apparatus of FIGS. 1 and 2; 
     FIG. 4 is a block diagram showing the organization of principal microprocessor routines performed in the time logging apparatus of FIGS. 1-3; 
     FIGS. 5A-5I are flow diagrams for the routines identified in FIG. 4; and 
     FIG. 6 is a flow diagram for one of the subroutines utilized in the routine of FIG. 5A. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENT 
     In the pictorial view of FIG. 1, reference numeral 10 identifies a cabinet which supports and/or houses the various components making up time logging apparatus in accordance with the applicant&#39;s invention. The principal external features comprise a keyboard input panel generally identified by reference numeral 11, a plurality of indicator lamps generally identified by reference numeral 12, a numerical display generally identified by reference numeral 13, a removable card 14, and on-off switch 15 and a display mode switch 16. Keyboard 11 includes a plurality of primary account keys, each associated and aligned with a separate one of indicator lamps 12, the indicator lamps and associated account keys being numbered to identify separate accounts. Keyboard 11 also includes six labeled function keys. 
     The top face of cabinet 10 may be designed with a slot (not shown) located as indicated by reference numeral 17 for permitting card 14 to be inserted and removed. Card 14 includes a plurality of blank spaces for accommodating a written record of account names and time chargeable to each account. Card 14 is arranged so that when it is in place, each blank space thereon is aligned with a separate primary account key and associated indicator lamp. 
     The six function keys, whose purpose will hereinafter be described in detail, are labeled &#34;TOTAL&#34;, &#34;IDLE&#34;, &#34;READ&#34;, &#34;CLEAR&#34;, &#34;ADD&#34;, and &#34;START-STOP&#34;. Display mode switch 16 permits selection of either of two display formats, whereby a time interval is displayed in either hours and minutes or hours and hundreds of an hours. 
     The following is a brief description of external operation of the applicant&#39;s time logging apparatus. The embodiment shown in FIG. 1 is designed to facilitate the monitoring and recording of time chargeable to any of ten separate accounts. Initially, a card 14 is inserted through a slot at 17 into a holder in the top face of cabinet 10. The names of up to 10 accounts may be noted in the spaces provided on card 14. The time logging apparatus is set in operation by positioning switch 15 in its ON position. Thereafter, until switch 15 is turned OFF, all time is charged to one of the primary accounts or to an idle account. From the time switch 15 is turned ON, and until one of the primary account switches is depressed, time is charged to the idle account. The time in any account remains until cleared, and is not altered by turning switch 15 OFF. 
     To start charging time to a primary account, the account key associated with the selected account is momentarily depressed. The account to which time is being charged is indicated by illumination of the indicator lamp associated with that account. The active account may be changed simply by momentarily depressing the key associated with a newly selected account, at which time its indicator lamp will illuminate and time thereafter will be charged to that account. There may be time intervals which are not chargeable to any of the primary accounts. Charging of time to a primary account can be interrupted by momentarily depressing the START-STOP key, which causes time thereafter to be charged to the idle account. Depressing of the START-STOP key a second time returns charging of time to the primary account previously being charged. 
     The READ function key is used to display the time in a selected primary account. The display function is accomplished by depressing the READ key and, within four seconds, depressing the account key for the selected account. As long as the account key is depressed and for four seconds thereafter the associated indicator lamp will flash and the desired account total will be displayed. The TOTAL function key is used to display the sum of the times in all primary accounts. Time in the idle account is displayed by depressing the IDLE key. 
     The CLEAR function key is used to clear the times from any selected account or all accounts. The clearing function is accomplished by depressing the CLEAR key and within four seconds, depressing a selected primary or IDLE account key or the TOTAL key. 
     The ADD function is used to add time to any selected primary account. When the ADD key is depressed, the display counts up from 0 at a rate which increases with time. Counting commences at an initial rate, and the counting rate increases as long as the ADD key is continuously actuated, except that the counting rate will not exceed a predetermined maximum rate. After the ADD key is released, the last number displayed will be held in the display for four seconds unless either the ADD key or a primary account key is depressed. If the ADD key is again depressed within the four second interval, the display will start counting up from its present value, again at a rate which commences with the initial rate and increases with time. If a primary account key is depressed within the four second interval, the time on the display will be added to the time already in the selected account. As long as the account key is depressed, and for four seconds thereafter, the associated indicator lamp flashes and the added time is displayed. 
     As is apparent from the foregoing operational description, the applicant&#39;s time logging apparatus is exceptionally simple to understand and operate. Further, it offers considerable functional flexibility and provides most generally needed time keeping information in an exceptionally understandable format. These and other benefits are achieved through the use of microprocessor based apparatus whose general structure will be described in connection with FIG. 2. 
     In FIG. 2, reference numeral 20 identifies a conventional primary source of alternating electric current, such as conventional 60 cycle per second current from a public utility. The voltage provided by source 20 is reduced and isolation accomplished by means of a transformer 21 whose output is furnished to a power supply 22 and a clock 23. In addition to transmitting power from primary source 20, power supply 22 may also contain a battery and associated circuitry for supplying back-up power to prevent loss of data in the event of failure of the primary source. Clock 23 utilizes the fixed frequency characteristic of source 20 to establish a time reference for the time logging apparatus. The time reference from clock 23 and signals from an input panel or keyboard 24 are received by a multiplexer 25 which transmits timing, function and account selection inputs to a microprocessor 26 operating under program control. 
     The program for microprocessor 26 is contained in a read only memory portion of a memory means 27. Memory means 27 also includes a random access memory portion controlled by microprocessor 26 for storing and supplying time data for each of the plurality of primary accounts and the time to be added to any account through operation of the ADD key. Upon actuation of appropriate function and/or account keys, microprocessor 26 supplies signals to a decoder/latch 28 which causes the time in a selected account or the time accumulated through operation of the ADD key to be displayed on a display 29. For purposes of FIG. 2, display 29 also includes a plurality of account indicator lamps which are driven by decoder 28. 
     The internal circuitry of the time logging apparatus of FIGS. 1 and 2 is shown in detail in FIGS. 3A and 3B. Reference numeral 30 identifies a source of 60 cycle per second alternating current, such as commonly available from a public utility. The current from source 30 is supplied through a primary winding 31 of a transformer whose secondary winding 32 is connected to ground through a center tap 33. The opposite ends of secondary winding 32 are connected to the anodes of a pair of diodes 34 and 35 arranged to achieve half-wave rectification. 
     The cathodes of diodes 33 and 34 are connected to the inputs of a pair of commercially available voltage regulators 36 and 37, such as those identified by National Semiconductor Corporation numbers LM341P-5 and LM309K respectively. Voltage regulator 36 supplies electrical power at five volts through a conductor 38 to a random access memory (RAM) and an associated decoder as will be described hereinafter, and also functions to maintain a charge in a battery 39 which is connected between ground and the output terminal of the voltage regulator through a resistor 40. A capacitor 41 is connected across series connected battery 39 and resistor 40. A diode 42 is connected across resistor 40. Voltage regulator 36, battery 39 and the associated circuitry cooperate to ensure continuous voltage on conductor 38 sufficient to prevent the loss of data in the event of failure of source 30 for up to several hours. Reference numerals 43 and 44 identify filter capacitors associated with voltage regulator 37 which supplies operating power for all components except the previously mentioned RAM and decoder. 
     The time logging apparatus is based on a microprocessor which, in the event of a power failure, must be shut down in an orderly manner. Impending power failure is sensed by circuitry 45, including a zener diode voltage reference 46 and Schmidt trigger circuit 47. The output signal of Schmidt trigger circuit 47 is supplied to the microprocessor through a conductor 49, and is utilized as will be described hereinafter. 
     A timing signal is derived from the alternating voltage at one end of secondary winding 32 by means of a commercially available timer chip 50 and associated input circuitry 51. One suitable timing device is a Signetics, Inc. 555 Timer which produces a positive going pulse of about fourteen milliseconds duration every sixteen milliseconds. The output signal of timer 50 is supplied to a pair of interconnected NAND gates 53 and 54 which produce a one microsecond negative going pulse every sixteen milliseconds. The latter signal is utilized to set a flip-flop 55 whose output signal appears on a conductor 56. The output signal of flip-flop 55 is set low every sixteen milliseconds, and reset at the same frequency by a strobe signal on a conductor 57. 
     Reference numerals 60, 61 and 62 identify commercially available eight input multiplexers which accept timing signals from flip flop 55 and input signals from a plurality of switches 52. Suitable multiplexers are manufactured by Motorola, Inc., and designated at Type SN57151. With reference to FIG. 1, switches 52 correspond to the keyboard keys, ON-OFF switch 15 and display mode switch 16. The key switches may be momentary contact switches. One side of each switch is connected to ground, and the other side is connected to a separate data input terminal on one of multiplexers 60-62. Each data input terminal is connected to the output terminal of voltage regulator 37 through a resistor. Accordingly, the multiplexer input terminals are maintained at a high voltage state except when the switches are closed. 
     The input switch identified by reference numeral 58 corresponds to ON-OFF switch 15. An indicator lamp 59, which may correspond to the lower dot illustrated on display 13 in FIG. 1, is connected between voltage regulator 37 and one side of switch 58. Accordingly, lamp 59 (lower dot in display 13) is lit when switch 58 is closed to turn the time logging apparatus ON. 
     Multiplexers 60-62 each have a data output terminal labeled &#34;Z&#34;. They also each have a strobe terminal labeled &#34;S&#34; and address terminals labeled &#34;ADR&#34; for receiving an address which determines from which input terminal data will be transmitted to the output terminal. The data output terminals are connected through NOR gates 63-65, each having two inputs, a three input NOR gate 66 and a flip-flop 67 to a SENSE terminal of a microprocessor 70. For purposes of the following description, microprocessor 70 is assumed to be a Signetics 2650 Microprocessor which has PAUSE, RESET, CLOCK, address bus (ADR), data bus (DBUS) and read/write (R/W) terminals, in addition to the SENSE terminal. 
     Interconnected NOR gates 63-66 effectively serve to permit additional addressing so that at any one time only data from a single desired input terminal is passed to microprocessor 70. Three multiplexers and four NOR gates are shown for achieving the multiplexing function only to illustrate one satisfactory implementation. A single multiplexer having more data input and address terminals could be used equally as well. 
     One input of each of NOR gates 63-65 and the strobe terminal on each of multiplexers 60-62 is supplied with a strobe signal. Specifically, the strobe signal for multiplexer 60 and NOR gate 63 is supplied on a conductor 71. The strobe signal for multiplexer 61 and NOR gate 64 is supplied on a conductor 72. The strobe signal for multiplexer 62 and NOR gate 65 is supplied on a conductor 73. Thus, the strobe signals on conductors 71-73 provide for selectively enabling the multiplexers and, in part, determine which one of switches 52 is permitted to control the state of the signal supplied to the SENSE terminal of microprocessor 70 at any one time. NOR gate 66 provides for interconnecting the output terminals of NOR gate 63-65. Flip-flop 67, which is supplied with a strobe signal on conductor 74, provides for synchronizing the input data, i.e., keeping the signal at the SENSE terminal in its proper state until it can be accepted by microprocessor 70. 
     The signal on conductor 49 is supplied to the PAUSE terminal of microprocessor 70 through a pair of series connected inverters 75 and 76. Inverters 75 and 76 function to introduce a short delay into the signal on conductor 49 generated by an impending failure of the primary power source. The delayed signal is further inverted by means of an inverter 77 and an associated resistor-diode-capacitor network and supplied to the RESET terminal of microprocessor 70. The signals supplied to the PAUSE and RESET terminals through inverters 75-77 cause operation of microprocessor 70 to be shut down in an orderly manner in the event of failure of the primary power source. 
     A clock signal for microprocessor 70 is produced by an inverter 78 and an associated resistor-capacitor network comprising a resistor 79 connected between the output and input terminals of the inverter and a capacitor 80 connected between the input terminal and ground. In one satisfactory embodiment, the resistance and capacitance values were chosen to achieve oscillation at a frequency between 600,000 and 700,000 cycles per second. However, the applicant&#39;s time logging apparatus is capable of satisfactory operation over a substantially wider range of clock frequencies. 
     Microprocessor 70 is programmed as will hereinafter be described to generate addresses and maniplate data as required. Address words are supplied over an address bus 82 to multiplexers 60-62, a read only memory (ROM) 84, a random access memory (RAM) 86, a decoder 88, a display driver 90 and a LED driver/latch 92. ROM 84 and RAM 86 are connected to data terminals of microprocessor 70 through a data bus 94. ROM 84 contains the program for microprocessor 70, and, in response to an address on bus 82, supplies a corresponding instruction to the microprocessor over bus 94. A single block labeled ROM is shown for simplicity. However, the ROM may actually be implemented with several identical coordinately addressed ROM chips. Strobe signals supplied over conductors represented by line 95 selectively enable the appropriate chip. 
     Similarly, in response to an address on bus 82, and strobe signals on conductors represented by line 96, RAM 86 which may be implemented with several RAM chips, stores data from or supplies data to microprocessor 70 over data bus 94. Storing of data in RAM 86 is effected by means of a write signal supplied to the RAM from microprocessor 70 through an inverter 97 and a conductor 98. RAM 86 obtains its power from voltage regulator 36 and/or battery 39 to prevent the loss of stored data in the event of failure of the primary power source. The voltage at the enabling terminal of the RAM is also prevented from unintentionally dropping by connecting the enabling terminal to conductor 38 through a resistor 99. 
     Decoder 88 is utilized to supply the strobe signals on conductors 57, 71-74, 95 and 96, in addition to supplying strobe signals to display driver 90 and LED driver/latch 92 over conductors 100 and 101 respectively. The strobe signals are generated in response to address words provided by microprocessor 70. Decoder 88 may be implemented with several decoder chips, such as SN74LS138 data selectors/multiplexers manufactured by Texas Instruments, Inc. Power for the decoder is supplied by voltage regulator 36 and/or battery 39 to further insure against loss of data stored in RAM 86. 
     Display driver 90 responds to address words on address bus 82 and strobe signals on conductor 100 by appropriately activating a four digit display assembly 102. Microprocessor 70 is programmed so that the address words result in displaying of numerals which represent time intervals in accordance with the account and function keys which have been actuated. 
     Certain output terminals of LED driver/latch 92 are connected to a plurality of indicator lamps 103 corresponding to indicator lamps 12 in FIG. 1. Microprocessor 70 is programmed to supply address words which cause driver/latch 92 to illuminate indicator lamps 103 for those accounts having activity associated therewith at any time. Driver/latch 92 may be implemented with 74LS259 chips manufactured by Texas Instruments, Inc. 
     Two additional output terminals of driver/latch 92 are connected to circuitry, including transistors 104, 105 and 106, which provides for illuminating an indicator lamp 107 corresponding to the upper dot shown in display 13 in FIG. 1. Lamp 107 is lit when the display mode for displaying time in hours and minutes is selected. Functioning of lamp 107 is coordinated with functioning of display assembly 102 so that when the lamp is lit the proper set of numerals is displayed on the display assembly. 
     A general organization of the principal routines which microprocessor 70 is programmed to perform is diagrammed in FIG. 4. FIGS. 5A-5I comprise a flow diagram for the principal routines. A program listing of the complete microprocessor program is given Appendix A. The listing contains headings to identify the various sets of instructions corresponding to the routines identified in FIGS. 4 and 5. 
     Certain blocks in the flow diagrams of FIG. 5A-5I are labeled subroutines. Appendix B contains program listings for the subroutines. FIG. 6 is a flow diagram for subroutine OX, the longest of the subroutines. 
     As set forth in detail hereinbefore, the applicant has provided improved microprocessor based time logging apparatus. The apparatus is compact, structurally simple, and characterized by an exceptionally simple data entry and retrieval format. In spite of its structural and functional simplicity, the apparatus offers considerable operational flexibility and time data manipulation capability. Although only a single embodiment is shown and described in detail, it will be apparent to those skilled in the art that various modifications and changes can be made without departing from the applicant&#39;s contemplation and teaching. Accordingly, the coverage sought for the present invention is not limited to the particular embodiment shown, but only by the terms of the appended claims. 
     
         __________________________________________________________________________APPENDIX ASTART OF MEMORYe 3009b  ZBRR *JIZ     Go to initialization.a 30190INITIALIZATIONe 360*20  EORZ 0        Clear (R0).92  LPSU          Clear program state words.93  LPSLbb  ZBSR *JED     Subroutine-branch to ED to clear lights,as   a4              display, flag, unprotected RAM.bb  ZBSR *JCD     Subroutine-branch to CD to light accountas   a6              start display if optioned.20  EORZ 0        Clear (R0).cc  STRA,0       PKEY     Clear (PKEY) and (INPD).m    042bcc  STRA,0       INPDm    04319b  ZBRR *JCR     Exit to CR.ax  36f*92ROUTINE CRe 370*20  EORZ 0        Clear (R0) and the upper status word.92  LPSUbb  ZBSR *JOX     Go continue any active output.as   a0c8  STRR *CR5+1   Output knockdown to SENSE.hr   aacc  STRA H&#39;800&#39;   Output probe to 60-CPS line.h    0800b4  TPSU H&#39;80&#39;    Is 60-CPS pulse set?8098  BCFR,E       CR       Branch if 60-CPS pulse not set.r    73cc  STRA H&#39;f00&#39;   Output knockdown to 60-CPS pulse.h    0f00  380*c8  STRR *CR5+1   Output knockdown to SENSE.hr   9ecc  STRA H&#39;a03&#39;   Does OFF/ON say ON?h    0a03b4  TPSU H&#39;80&#39;8018  BCTR,E       CR1      Branch if ON; otherwise OFF.r    08bb  ZBSR *JED     Subroutine-branch to ED to clear lights,as   a4              display, flag, unprotected RAM.20  EORZ 0        Clear (R0) and account number.cc  STRA,0       ACNNm    04001b  BCTR,U       CR       Continue at CR.r 390*5f05  LODI,1       32       Prepare (R1) as index to test for new20              input.0d  LODA,0       IDAT+0,1 Set (IA0,IA1) to location of inputm    60              address of key indexed by (R1).38cc  STRA,0       IA0m    042e0d  LODA,0       IDAT+1,1m    6039cc  STRA,0       IA1m    042fcc  STRA H&#39;e00&#39;   Output knockdown to SENSE.h 3a0*0e00cc  STRA *IA0     Address input address lines.hm   842eb4  TPSU H&#39;80&#39;    Is SENSE bit set by probe?8018  BCTR,E       CR2      Branch if SENSE bit set.r    04a5  SUBI,1       2        Otherwise decrement index.0259  BRNR,1       CR4      Branch unless index has decrementedr    66              to zero.51  RRR,1         Convert index in R1 to &#34;current input.&#34;18  BCTR,Z       CR3      Branch when zero input over storing ofr    04              nonzero input.  3b0*c9  STRR,1       *CR3+1   If input not zero, store input in CKEY.mr   831b  BCTR,U       CR6      Continue at SC.r    060c  LODA,0       CKEY     If input is zero, place &#34;current key&#34;m    04              in &#34;previous key.&#34;2acc  STRA,0       PKEYm    042b9b  ZBRR *JSC     Continue at SC.ax  3bb*b0ROUTINE SCe 3c0*0c  LODA,0       INPD     Set (R0) to previous input.m    0431c9  STRR *SC+1    Store (R1) away as current input.mr   fc58  BRNR,0       SC6      Branch if previous input was nonzero.r    20e1  COMZ 1        Are both current and previous inputs 0?18  BCTR,Z       SC5      Branch if both zero to exit to XF.r    1be5  COMI,1       10       Is current input account or function?0a99  BCFR,P       SC2      Branch if account; otherwise function.r    029b  ZBRR *JFA     If function, exit to FA.ax   9e  3d0*02  LODZ 2        Does exec flag show a function code?44  ANDI,0       70799  BCFR,P       SC1      Branch unless flag shows a function coder    090f  LODA,3       PKEY     Set (R3) to previous key.m    042be7  COMI,3       10       Was previous key also an account?0a99  BCFR,P       SC5      Branch if prior account to exit at XF.r    099b  ZBRR *JAF     Otherwise exit to AF.ax   9acd  STRA,1       ACNN     Store account in ACNN.m    04  3e0*00bb  ZBSR *JED     Subroutine-branch to ED to clear lights,as   a4              display, flag, unprotected RAM.bb  ZBSR *JCD     Subroutine-branch to CD to light accountas   a6              start output if so optioned.9b  ZBRR *JXF     Exit to XF.ax   9459  BRNR,1       SC8      Branch if current input is not zero.r    17e4  COMI,0       11       Was previous input START/STOP?0b18  BCTR,E       SC5      Branch if START/STOP to XF.r    7819  BCTR,P       SC4      Branch if any other function to timer    09              4 seconds (Otherwise account).02  LODZ 2        Does exec flag show a function code?  3f0*44  ANDI,0       70718  BCTR,Z       SC9      Branch if no function code to XF.r    18e4  COMI,0       2        Is function code CLEAR?0218  BCTR,E       SC3      Branch if CLEAR.r    6966  IORI,2       H&#39;40&#39;    Otherwise set timer for 4 seconds.4020  EORZ 0cc  STRA D60C     Also clear counter-to-60-cycles form    04              displays.649b  ZBRR *JXF     Exit to XF.ax   94  400*e1  COMZ 1        Does current input = previous?98  BCFR,E       SC7      Branch if not equal.r    06e5  COMI,1       H&#39;0e&#39;    Are both current and previous inputs0e              ADD?98  BCFR,E       SC9      Branch if both not ADD to exit to XF.r    059b  ZBRR *JFS     Branch if both ADD to FS.ax   9ccc  STRA,0       INPD     Store &#34;previous input&#34; also as &#34;current&#34;m    04319b  ZBRR *JXF     Exit to XF.ax  40d*94ROUTINE XFe 41d*02  LODZ 2        Does exec flag show function or timing?44  ANDI,0       H&#39;77&#39;7798  BCFR,E       XF1      Branch if so.r    0e77  PPSL H&#39;10&#39;    Set register-bank to 1.1001  LODZ 1&#39;       Set (R0) to fraction-divisor.bb  ZBSR *JDV     Subroutine-branch to DV to place newas   aa              fraction-divisor in R1&#39;.e1  COMZ 1&#39;       Has fraction&#39;divisor changed?75  CPSL H&#39;10&#39;    Set register-bank to 0, regardless.1018  BCTR,E       XF1      Branch if the fraction-divisor hasr    04              changed.bb  ZBSR *JED     Subroutine-branch to ED to clear lights,as  42d*a4              display, flag, unprotected RAM.bb  ZBSR *JCD     Subroutine-branch to CD to light accountas   a6              start display if so optioned.04  LODI,0       &lt;&lt;D12C   Prepare to increment counter-to-12m    62              cycles.05  LODI,1       120cbb  ZBSR *JIT     Subroutine-branch to IT to incrementas   b4              counter-to-12 cycles.c1  STRZ 1        Set (R1) to returned counter.07  LODI,3       10       Set (R3) to index account flags.0a0f  LODA,0       AFLG,3   Does this flag say this light to bem    64              flashed?4018  BCTR,E       XF5      Branch if not to be flashed.r 43d*0b04  LODI,0       8        Prepare to turn off this light by08              setting (R0) = 8.e5  COMI,1       6        Is this the 6th cycle?0618  BCTR,E       XF4      Branch if so to turn light off.r    0320  EORZ 0        Otherwise prepare to turn light on.59  BRNR,1       XF5      Branch if not the 12th cycle.r    02bb  ZBSR *JUL     Subroutine-branch to UL to turn lightas   ae              off or on, according to (R0).fb  BDRR,3       XF3      Branch unless all lights considered.r    6e9b  ZBRR *JXD     Continue at XD.ax  44c*96ROUTINE XDe 450*04  LODI,0       &lt;&lt;D60C   Prepare to increment counter-to-60-m    64              cycles.05  LODI,1       603cbb  ZBSR *JIT     Subroutine-branch to IT to incrementas   b4              counter-to-60-cycles.58  BRNR,0       XD2      Branch if not 60th cycle to exit to XA.r    0f02  LODZ 2        Set (R0) to exec flag in R2.44  ANDI,0       H&#39;70&#39;    Is timer counting?7018  BCTR,Z       XD2      Branch if timer not counting.r    0aa6  SUBI,2       H&#39;10&#39;    Otherwise decrement timer.10a4  SUBI,0       H&#39;10&#39;  460*1058  BRNR,0       XD2      Branch if timer not decremented tor    04              to zero.bb  ZBSR *JED     Subroutine-branch to ED to clear displayas   a4              lights, flag, unprotected RAM.bb  ZBSR *JCD     Subroutine-branch to CD to light accountas   a6              start output if so optioned.9b  ZBRR *JXA     Continue at XA.ax  468*98ROUTINE XAe 46c*0f  LODA,3       ACNN     Set (R3) to the active account number.m    04009a  BCFR,N       XA1      Branch if suspend bit is clear.r    0207  LODI,3       0        If suspended, clear (R3).0004  LODI,0       &lt;&lt;A60C   Prepare to increment counter-to-60m    34              cycles for this account.83  ADDZ 305  LODI,1       603cbb  ZBSR *JIT     Subroutine-branch to IT to incrementas   b4              counter-to-60-cycles, or 1 second.58  BRNR,0       XA4      Branch if returned counter does notr    1f              show 60 cycles, or 1 second.  47c*04  LODI,0       &lt;&lt;A12C   Prepare to increment counter-to 12-m    1a              seconds for this account.83  ADDZ 305  LODI,1       120cbb  ZBSR *JIT     Subroutine-branch to IT to incrementas   b4              counter-to-12-seconds.58  BRNR,0       XA4      Branch if returned counter does notr    16              show 12 seconds.03  LODZ 3        Otherwise set (R1) to account number.c1  STRZ 107  LODI,3       1        Prepare to add 1 to appropriate ANUT01              entry.20  EORZ 0bb  ZBSR *JIA     Subroutine-branch to IA to add (R0,R3)as   ac              to ANUT + 2*(R1).  48c*02  LODZ 2        Does exec flag show function or timing?44  ANDI,0       H&#39;f7&#39;f798  BCFR,E       XA4      Branch if so.r    0abb  ZBSR *JTC     Otherwise subroutine-branch to TCas   b2              to test for continuous display.1a  BCTR,N       XA4      If not optioned, return to idle routine.r    0609  LODR,1       *XA+1    Set (R1) to account number.mr   d699  BCFR,P       XA4      Branch if zero or negative, that is,r    02              suspended.bb  ZBSR *JOD     Otherwise subroutine-branch to ODas   a8              to start new display.9b  ZBRR *JCR     Return to idle routine.ax  49c*92 ROUTINE AFe 4a0*e4  COMI,0       2        is function READ, CLEAR, or ADD?021a  BCTR,N       AF3      Branch if READ.r    1298  BCFR,E       AF2      Branch if not CLEAR.r    04bb  ZBSR *JCA     Subroutine-branch to CA to clear (R1)thas   b6              entry in ANUT, A12S, and A60C.1b  BCTR,U       AF3      Continue at AF3.r    0ce4  COMI,0       3        Is function ADD?0319  BCTR,P       AF4      Branch if not ADD.r    100c  LODA,0       ANUT+22  Set (R0,R3) to contents of 11th entrym    04              in ANUT.  4b0*170f  LODA,3       ANUT+23m    0418bb  ZBSR *JIA     Subroutine-branch to IA to add (R0,R3)as   ac              to ANUT + 2*(R1).bb  ZBSR *JOD     Subroutine-branch to OD to start outputas   a8              to display.02  LODZ 2cd  STRA,0       AFLG,1   Mark AFLG entry nonzero for flashing.m    644046  ANDI,2       H&#39;8f&#39;    Clear exec flag of timer.8f9b  ZBRR *JXF     Exit to XF.ax  4bf*94ROUTINE FAe 4c4*02  LODZ 2        Set (R0) and PWK to function/display44  ANDI,0       H&#39;0f&#39;    in the exec flag.0fcc  STRA,0       PWKm    0428e5  COMI,1       H&#39;0e&#39;    Is current key the ADD??0e98  BCFR,E       FA0      Branch if not ADD.r    05e4  COMI,0       3        Was function code also an ADD, but03              without any display?c0  nop18  BCTR,E       FA2      Branch if so, bypassing call to ED,r    1b              outputting RESET and LATCH.bb  ZBSR *JED     Subroutine-branch to ED to clear lights,as  4d4*a4              display, flag, unprotected RAM.e5  COMI,1       H&#39;0e&#39;    Is this the ADD function?0e98  BCFR,E       FA2      Branch if not ADD.r    15cc  STRA H&#39;d06&#39;   Output RESET.h    0d06cc  STRA h&#39;d03&#39;   Output LATCH.h    0d03cc  STRA H&#39;c0f&#39;   Turn on DISPLAY.h    0c0fbb  ZBSR *JDV     Subroutine-branch to DV to place fractionas   aa              divisor in R1&#39;.  4e4*cd  STRA,1&#39;       SAFD     Save fraction-divisor.m    046be5  COMI,1&#39;       5        Does fraction-divisor imply minutes?0598  BCFR,E       FA2      Branch if .01-hours, not minutes.r    03cc  STRA H&#39;c06&#39;   Turn on UPPER DOT.h    0c0675  CPSL H&#39;10&#39;    Set register-bank to 0, if not.10a5  SUBI,1       11       Subtract bias of 11 from function0b              key to form function code.01  LODZ 1        Store function code as exec flagc2  STRZ 2        in R2.  4f4*98  BCFR,Z       FA4      Branch if function code in not START/r    0d              STOP.0d  LODA,1       ACNN     Set (R1) to account number.m    040025  EORI,1       H&#39;80&#39;    Set suspend bit if clear, clear if set.80c9  STRR,1       *FA3+1   Store account number back in ACNN.mr   fa99  BCFR,P       FA1      If account is suspended (negative) orr    02              zero, branch to XF.bb  ZBSR *JCD     Otherwise subroutine-branch to CD toas   a6              light account, start display if opted.9b  ZBRR *JXF     Exit to XF.ax   9405  LODI,1       11       In anticipation, set ANUT index to 11.  504*0b08  LODR,0       *FA13+1  Set (R0) to previous function/display.mr   c1e6  COMI,2       3        Is present key READ, CLEAR, ADD, TOTAL,03              or IDLE?1a  BCTR,N       FA1      Branch if READ or CLEAR to XF.r    7619  BCTR,P       FA6      Branch if TOTAL or IDLE; otherwise ADD.r    0f07  LODI,3       16       Initialize ADD counters: (SK1) = (SK2) =10              16, (SK3) = 2.cf  STRA,3       SK1m    0466cf  STRA,3       SK2m    04  514*6707  LODI,3       202cf  STRA,3       SK3m    04689b  ZBRR *JXA     Exit to XA.ax   98e6  COMI,2       4        Function code says TOTAL or IDLE?0419  BCTR,P       FA16     Branch if IDLE; otherwise TOTAL.r    14e4  COMI,0       2        Was CLEAR prior to TOTAL?0298  BCFR,E       FA9      Branch if not prior CLEAR.r    0a  524*05  LODI,1       10       Set (R1) to index accounts.0a01  LODZ 1        Set (R0) nonzero.cd  STRA AFLG,1   Mark AFLG entry nonzero for flashing.m    6440bb  ZBSR *JCA     Subroutine-branch to CA to clear (R1)thas   b6              entry in ANUT, A12S, A60C.f9  BDRR,1       FA8      Branch unless all 10 entries of ANUTr    78              considered.bb  ZBSR *JFT     Subroutine-branch to FT to total ANUTas   a2              entries and mark flashing.05  LODI,1       11       Set ANUT index to 11.0b1b  BCTR,U       FA11     Continue at FA11.r    08  534*05  LODI,1       0        IDLE function; set ANUT index to zero.00a4  SUBI,0       2        Was CLEAR prior to IDLE?0298  BCFR,E       FA11     Branch if not prior CLEAR.r    02bb  ZBSR *JCA     Subroutine-branch to CA to clear 0thas   b6              entry in ANUT, A12S, and A60C.bb  ZBSR *JOD     Subroutine-branch to 0D to start displayas   a8              from (R1)th entry of ANUT.9b  ZBRR *JXF     Exit to XF.ax  53f*94ROUTINE FSe 546*77  PPSL H&#39;10&#39;    Set register-bank to 1.100d  LODA,1&#39;       SK1      Load R1&#39;, R2&#39;, R3&#39; with (SK1), (SK2),m    04              and (SK3).660e  LODA,2&#39;       SK2m    04670f  LODA,3&#39;       SK3m    0468a5  SUBI,1&#39;       1        Decrement (SK1) and store back.01c9  STRR,1&#39;       *FS11+1mr   f418  BCTR,E       FSO      Branch if (SK1) not greater than zero.  556*0475  CPSL H&#39;10&#39;    Set register bank to zero.109b  ZBRR *JXA     Exit to XA.ax   98e6  COMI,2       0        Is (SK2) already counted down to zero?0018  BCTR,Z       FS3      Branch if so.r    0fa7  SUBI,3&#39;       1        Decrement (SK3).0198  BCFR,Z       FS3      Branch if (SK3) not counted down to zero.r    0ba6  SUBI,2&#39;       1        Decrement (SK2)0118  BCTR,Z       FS3      Branch if (SK2) now zero.r 566*07If (SK2) =            Set (SK3) =15,...,8              27,6,5,4               43,2                   81                      1602  LODZ 2&#39;       Set (R0) also to (SK2).07  LODI,3&#39;       H&#39;20&#39;    Start (SK3) at B&#39;0010 0000&#39;20d3  RRL,3&#39;d0  RRL,09a  BCFR,N       FS2      Loop until (R3&#39;) rotates new valuer    7c              for (SK3).02  LODZ 2&#39;       Set (SK1) = (SK2) + 1.84  ADDI,0       101c1  STRZ 1&#39;c9  STRR,1&#39;       *FS11+1  Replace counters SK1, SK2, and SK3.mr   d5ca  STRR,2&#39;       *FS12+1mr   d6  576*cb  STRR,3&#39;       *FS13+1mr   d775  CPSL H&#39;10&#39;    Set register-bank to 0.100f  LODA,3       SAFD     Set (R3) to fraction-divisor for thism    04              ADD.6b20  EORZ 0        Clear (R0).05  LODI,1       11       Set (R1) to index 11th entry of ANUT.0bbb  ZBSR *JIA     Subroutine-branch to IA to add frac-as   ac              tion-divisor to 11th entry of ANUT.cc  STRA H&#39;d05&#39;   Output CLOCKING.h    0d050b  LDRR,3       *FS4+1   Set (R3) again to fraction-divisor.m 586*f4e7  COMI,3       3        Does fraction-divisor say .01-HOURS03              instead of MINUTES?18  BCTR,E       FS8      Branch if .01-HOURS, not MINUTES.r    0f04  LODI,0       &lt;&lt;MSKN   Prepare to add 1 to the minutes-shadow-m    65              counter, cycling at 60.05  LODI,1       603cbb  ZBSR *JIT     Subroutine-branch to IT to add 1 toas   b4              MSKN, cycling at 60.58  BRNR,0       FS8      Branch if returned counter in MSKNr    07              cycled at 60 to become 0.05  LODI,1       40       Otherwise prepare to output 40 CLOCKINGS28cc  STRA,0       H&#39;d05&#39;   Output single CLOCKING.h 596*0d05f9  BDRR,1       FS7      Branch unless 40 CLOCKINGS output.r    7bcc  STRA H&#39;d03&#39;   Output LATCH.h    0d039b  ZBRR *JXA     Exit to XA.ax  59e*98APPENDIX BSUBROUTINE OXe 5aa*02  LODZ 2        set (R0) to the function code.44  ANDI,0       707e4  COMI,0       3        Does function code say ADD?03x    14  RETC,E        Return if ADD.77  PPSL H&#39;10&#39;    Otherwise set register-bank to 1.1002  LODZ 2&#39;       Is (R2&#39;,R3&#39;) zero or negative?1a  BCTR,N       OX1      Branch if negative.r    1563  IORZ 3&#39;18  BCTR,E       OX7      Branch if zero.r    2fa7  SUBI,3&#39;       H&#39;2c&#39;    Subtract H&#39;12c&#39; = 300 = 1 hour from2c              (R2&#39;,R3&#39;).  5ba*b5  TPSL 1        Is carry bit set, implying no borrow?0118  BCTR,E       OX9      Branch if no borrow.r    02a6  SUBI,2&#39;       1        Otherwise subtract borrow.01a6  SUBI,2&#39;       1        Complete subtraction.011a  BCTR,N       OX8      Branch if (R2&#39;,R3&#39;) now negative.r    0804  LODI,0       100      Otherwise output 100 CLOCKINGS.64c8  STRR,0       *OX4+1   Output a single CLOCKING.hr   9bf8  BDRR,0       OX0      Branch unless 100 CLOCKINGS output.r    7c  5ca*1b  BCTR,U       OX6      Jump to return to pre-subroutine.r    2887  ADDI,3&#39;       H&#39;2c&#39;    Undo previous subtraction by adding2c              H&#39;12c&#39; to (R2&#39;,R3&#39;).b5  TPSL 1        Is carry bit set ?0198  BCFR,E       OX3      Branch if carry bit not set.r    0286  ADDI,2       1        Otherwise add carry.0186  ADDI,2       1        Complete addition.0103  LODZ 3&#39;       Decrement (R2&#39;,R3&#39;) by (R1&#39;).a1  SUBZ 1&#39;c3  STRZ 3&#39;b5  TPSL 1  5da*0118  BCTR,E       OX2r    02a6  SUBI,2&#39;       10102  LODZ 2        Is (R2&#39;,R3&#39;) still positive or zero?1a  BCTR,N       OX7      Branch if not positive or zero.r    05cc  STRA H&#39;d05&#39;   Output CLOCKING.h    0d051b  BCTR,U       OX6      Jump to return to pre-subroutine.0dcc  STRA H&#39;d03&#39;   Output LATCHING.h    0d03  5ea*cc  STRA H&#39;c0f&#39;   Turn on DISPLAY.h    0c0fe5  COMI,1&#39;       3        Does fraction-divisor say .01-HOURS?0318  BCTR,E       OX6      Branch if .01-HOURS, not MINUTES.r    03cc  STRA H&#39;c06&#39;   Turn on UPPER DOT.h    0c0675  CPSL H&#39;10&#39;    Set register-bank to 0.10x 5f6*17  RETC,U        Return to pre-subroutine.SUBROUTINE EDe 620*cc  STRA H&#39;c07&#39;   Turn off display.h    0c07cc  STRA H&#39;c0e&#39;   Turn off upper dot.h    0c0e20  EORZ 0        Clear (R0) and the exec flag in (R2).c2  STRZ 277  PPSL H&#39;10&#39;    Set register-bank to 1.1006  LODI,2&#39;       H&#39;ff&#39;    Set (R2&#39;,R3&#39;) negative to implyff              no output.75  CPSL H&#39; 10&#39;   Set register-bank to 0.1007  LODI,3       H&#39;bf&#39;    Set (R3) to index clearing of unpro-bf              protected RAM.  630*cf  STRA,0       RAM+H&#39;40&#39;                Clear RAM from H&#39;40&#39;th byte on.m    6440fb  BDRR,3       ED2      Branch unless clearing finished.r    7bcc  STRA ANUT+2*11                Clear 11th entry of ANUT.m    0417cc  STRA ANUT+2*11+1m    041807  LODI3       10       Set (R3) to index account numbers.0a04  LODI,0       8        Set (R0) to 8 for flag to turn light08              off.bb  ZBSR *JUL     Subroutine-branch to UL to turn lightas  640*ae              off.fb  BDRR,3       ED3      Branch unless all lights off.r    7ax 643*17  RETC,U        Return to pre-subroutine.SUBROUTINE CDe 644*0f  LODA,3       ACNN     Set (R3) to account number.m    040099  BCFR,P       CD3      Branch if account is either zeror    0c              or negative.20  EORZ 0bb  ZBSR *JUL     Subroutine-branch to UL to turn onas   ae              this light.bb  ZBSR *JTC     Subroutine-branch to TC to test ifas   b2              continuous display is optioned.x    16  RETC,N        If not optioned, return to pre-subroutine.09  LODR,1       *CD+1    Otherwise set (R1) to account number.mr   f4bb  ZBSR *JOD     Subroutine-branch to OD to start out-as   a8              display from ANUT entry.46  ANDI,2       H&#39;8f&#39;    Clear any timer bits in exec flag.  654*8fx 655*17  RETC,U        Return to pre-subroutine.SUBROUTINE DVe 6a0*77  PPSL H&#39;10&#39;    Set register-bank to 1.1005  LODI,1&#39;       3        Assume display to be in .01-hours and03              set fraction-divisor to 3.cc  STRA H&#39;e00&#39;   Output knockdown to SENSE.h    0e00cc  STRA H&#39;a01&#39;   Does switch say MINUTES, not .01-HOURS?h    0a01b4  TPSU H&#39;80&#39;80x    16  RETC,N        If .01-HOURS, return to pre-subroutine.05  LODI,1&#39;       5        Otherwise set fraction-divisor to 505              for minutes.x 6af*17  RETC,U        Return to pre-subroutine.SUBROUTINE ITe 688*cc  STRA,0       WK1      Set (WK0,WK1) to address of counter.m    046a04  LODI,0       &gt;&gt;RAMma   04cc  STRA,0       WK0m    04690c  LODA,0       *WK0     Set (R0) = counter.m    846984  ADDI,0       1        Add one and subtract the cycling value.01a1  SUBZ 118  BCTR,Z       IT2      Branch if zero result, that is, counterr    01              has cycled to zero.  698*81  ADDZ 1        Otherwise add cycling value back on.cc  STRA *WK0     Store counter back in memory.m    8469x 69c*17  RETC,U        Return to pre-subroutine.SUBROUTINE ULe 6e0*d3  RRL,3         Double (R3) for indexing.8f  ADDA,0       IDAT-1,3 Set (LA0,LA1) to output address.ma   6037cc  STRA,0       LA1m    04270f  LODA,0       IDAT-2,3ma   603684  ADDI,0       303cc  STRA,0       LA0m    0426cc  STRA,0       *LA0     Output to specified address.mh  6f0*842653  RRR,3         Restore (R3) to account number.x 6f3*17  RETC,U        Return to pre-subroutine.SUBROUTINE IAe 6b0*d1  RRL,1         Double (R1) for indexing ANUT.8d  ADDA,0       ANUT+0,1 Add to (R0) the left byte of the ANUTm    64              entry and replace.01cd  STRA,0       ANUT+0,1m    640103  LODZ 3        Set (R0) to (R3).8d  ADDA,0       ANUT+1,1 Add to (R0) the right byte of the ANUTm    64              entry and replace.02cd  STRA,0       ANUT+1,1m    6402c3  STRZ 3        Store this right-byte sum also in R3.13  SPSL          Place carry bit, if any, in R0.  6c0*44  ANDI,0       1018d  ADDA,0       ANUT+0,1 Add and replace the carry bit, if any,m    64              to the left byte of the ANUT entry.01cd  STRA,0       ANUT+0,1 (Contents of R0,R3 now equal ANUT entry)m    6401a7  SUBI,3       H&#39;30&#39;    Subtract cycling value starting with30              right byte.b5  TPSL 1        Did subtraction clear carry bit, im-01              plying a borrow?18  BCTR,E       IA3      Branch if no borrow.r    02a4  SUBI,0       1        Borrow from left byte of (R0,R3).01  6d0*a4  SUBI,0       H&#39;75&#39;    Finish subtracting cycling value.751a  BCTR,N       IA2      Branch to return if counter did notr    07              not cycle.cd  STRA,0       ANUT+0,1 Otherwise store new value.m    640103  LODZ 3cd  STRA,0       ANUT+1,1m    640251  RRR,1         Restore (R1) as account.x 6dc*17  RETC,U        Return to pre-subroutineSUBROUTINE TCe 667*cc  STRA H&#39;e00&#39;   Output knockdown to SENSE.h    0e00cc  STRA H&#39;a02&#39;   Output probe to continuous-displayh    0a              switch.02b4  TPSU H&#39;80&#39;    Test probe and set CC.80x 66f*17  RETC,U        Return to pre-subroutine.SUBROUTINE CAe 656*20  EORZ 0        Clear (R0).cd  STRA,0       A12S,1   Clear entry in A12S.m    641acd  STRA,0       A60C,1   Clear entry in A60C.m    6434d1  RRL,1         Double (R1) to index ANUT.cd  STRA,0       ANUT+0,1 clear ANUT entry.m    6401cd  STRA,0       ANUT+1,1m    640251  RRR,1         Restore (R1) to account number.x 665*17  RETC,U        Return to pre-subroutine.SUBROUTINE ODe 670*01  LODZ 1        Set (R0) to account index in R1.77  PPSL H&#39;10&#39;    Set register-bank to 1.10c1  STRZ 1&#39;       Set (R1&#39;) to account indexd1  RRL,1&#39;        Double (R1&#39;) for indexing ANUT.0d  LODA,0       ANUT+0,1&#39;                Set (R0) and then (R2&#39;) to left bytem    64              of ANUT entry.01c2  STRZ 2&#39;0d  LODA,0       ANUT+1,1&#39;                Set (R0) and then (R3&#39;) to right bytem    6402c3  STRZ 3&#39;bb  ZBSR *JDV     Subroutine-branch to DV to put fract-as   aa              tion-divisor in R1&#39;.cc  STRA H&#39;d06&#39;   Output RESET.h 680*0d0675  CPSL H&#39;10&#39;    Set register-bank to 0.1026  EORI,2       H&#39;80&#39;    Mark `display active` in exec flag.08x 686*17  RETC,U        Return to pre-subroutine.SUBROUTINE FTe 5fc*05  LODI,1       10       Set (R1) to index accounts 1 to 10,0a              but backwards.cd  STRA,1       WK1      Save (R1) for later restoration.m    046ad1  RRL,1         Double (R1) to index ANUT.0d  LODA,0       ANUT+1,1 Set (R0) and then (R3) to the rightm    64              byte of an individual ANUT entry.02c3  STRZ 30d  LODA,0       ANUT+0,1 Set (R0) to the left byte of anm    64              individual ANUT entry.01c1  STRZ 1        Store (R0) temporarily in R1.63  IORZ 3        Is this entry in ANUT really zero?18  BCTR,Z       FT2      Branch if really zero; otherwiser 60c*0b              add to running total.01  LODZ 1        Restore (R0) to left byte of ANUT entry.05  LODI,1       11       Set (R1) to index 11th entry of ANUT.0bbb  ZBSR *JIA     Subroutine-branch to IA to add (R0,R3)as   ac              to 11th entry of ANUT.01  LODZ 1        Set (R0) nonzero.09  LODR,1       *FT1+1   Restore (R1) to account index.mr   eacd  STRA,0       AFLG,1   Mark flashing in AFLG entry.m    644009  LODR,1       *FT1+1   Restore (R1) to account index, if not.r    e5f9  BDRR,1       FT1      Branch unless all 10 entries considered.r    62x 61c*17  RETC,U        Return to pre-subroutine.__________________________________________________________________________