Abstract:
A load-driving circuit for receiving a supply of power from a power source and driving a load, wherein the load-driving circuit is provided with: a high-side switching element; a low-side switching element; a high-side current detection circuit connected in parallel to the high-side switching element, the high-side current detection circuit detecting a high-side driving current; and a fault detection circuit for detecting the fault state of the load-driving circuit from the output result of the high-side current detection circuit. The high-side current detection circuit is provided with a high-side sense switching circuit operating in response to a gate signal that is different from the high-side switching element, the high-side sense switching circuit comprising a device of the same type as the high-side switching element. The output result of the high-side current detection circuit, the gate signal of the high-side switching element, and the gate signal of the high-side sense switching element are input and the fault states are detected apart from each other when the connection terminal between the load-driving circuit and the load is in a state of short circuit with the positive electrode side of the power source or in a state of short circuit with the negative electrode side of the power source.

Description:
TECHNICAL FIELD 
       [0001]    The present invention relates to a load-driving circuit. 
       BACKGROUND ART 
       [0002]    Progress has conventionally been made in electronically controlling various devices that are mounted in a vehicle. In step with this, electric actuators such as motors and solenoids are in wide use to convert an electrical signal into mechanical motion or hydraulic pressure. It is necessary to detect a fault in a load-driving circuit that drives current flowing through these electric actuators to control the electric actuators safely. 
         [0003]    As a general method for detecting a fault in the load-driving circuit, there is a method for detecting a short circuit state of the load-driving circuit by inserting a current sense resistor in series between the load-driving circuit targeted for detection and a load and measuring the voltage across the current sense resistor. However, there is a problem with such a method that a loss of power occurs due to the current sense resistor. Hence, a method is known in which a current detection circuit including a small current sense transistor and the like is connected in parallel to a driver transistor that drives an electric actuator targeted for control to detect the current flowing through the current detection circuit and accordingly the detection of fault in the load-driving circuit is achieved with a small loss. 
       CITATION LIST 
     Patent Literature 
       [0004]    PTL 1: Japanese Patent Application Laid-open No. 2007-78427 
       SUMMARY OF INVENTION 
     Technical Problem 
       [0005]    An overcurrent detection circuit of PTL 1 is described to be a circuit that detects overcurrent, in terms of a switching current flowing through a P-channel MOS transistor (hereinafter referred to as PMOS), in a switching element including the PMOS connected to a positive electrode side (hereinafter referred to as high side) of a direct current power source and a switching element including an N-channel MOS transistor (hereinafter referred to as NMOS) connected to a ground side (hereinafter referred to as low side). However, faults that can be detected based on the overcurrent in the PMOS used on the high side are limited to a fault where a connection terminal between an inductor being a load and a switching element that drives the load is short-circuited to the ground side (hereinafter referred to as the ground fault). As an example of a fault other than the ground fault, there is a fault that the connection terminal between the inductor and the switching element is short-circuited to the positive electrode side of the direct current power source (hereinafter referred to as the power source fault). However, in the power source fault, overcurrent occurs in the NMOS used on the low side, but overcurrent does not occur in the PMOS used on the high side. Accordingly, the fault cannot be detected. 
         [0006]    In this manner, a single fault state can be detected in the known fault detection circuit. However, consideration has not been given to the detection of a plurality of fault states. 
         [0007]    A main object of the present invention is to provide a fault detection circuit that can detect a plurality of fault states, considering the above problem. 
       Solution to Problem 
       [0008]    In order to solve the above problem, for example, configurations described in the claims are adopted. The present application includes a plurality of means to solve the above problem, and an example thereof is a load-driving circuit for receiving the supply of power from a power source to drive a load, including: a high-side switching element, connected to a positive electrode side of the power source, for outputting a high-side driving current; a low-side switching element, connected to a negative electrode side of the power source, for outputting a low-side driving current; a high-side current detection circuit, connected in parallel to the high-side switching element, for detecting the high-side driving current; and a fault detection circuit for detecting a fault state of the load-driving circuit from an output result of the high-side current detection circuit, wherein the high-side current detection circuit includes a high-side sense switching element, including a device of the same type as the high-side switching element, for operating on a gate signal different from that of the high-side switching element, and when a connection terminal between the load-driving circuit and the load is short-circuited to the positive electrode side of the power source, or short-circuited to the negative electrode side of the power source, the fault detection circuit detects the fault states distinguishing them, with the output result of the high-side current detection circuit, the gate signal of the high-side switching element, and the gate signal of the high-side sense switching element as inputs. 
       Advantageous Effects of Invention 
       [0009]    According to the present invention, it is possible to provide a fault detection circuit that can detect a plurality of fault states. Problems, configurations, and effects other than those described above will become clear from the following description of embodiments. 
     
    
     
       BRIEF DESCRIPTION OF DRAWINGS 
         [0010]      FIG. 1  is a block diagram illustrating a load-driving circuit according to a first embodiment of the present invention. 
           [0011]      FIG. 2  is a block diagram illustrating an example of the configuration of a current detection circuit according to the first embodiment of the present invention. 
           [0012]      FIG. 3  is a block diagram illustrating an example of the configuration of a fault detection circuit according to the first embodiment of the present invention. 
           [0013]      FIG. 4  is a timing chart illustrating an example of circuit operation according to the first embodiment of the present invention. 
           [0014]      FIG. 5  is a block diagram illustrating an example of the configuration of a load-driving circuit according to a second embodiment of the present invention. 
           [0015]      FIG. 6  is a timing chart illustrating an example of circuit operation according to the second embodiment of the present invention. 
           [0016]      FIG. 7  is a block diagram illustrating a load-driving circuit according to a third embodiment of the present invention. 
           [0017]      FIG. 8  is a block diagram illustrating an example of the configuration of a current detection circuit according to the third embodiment of the present invention. 
           [0018]      FIG. 9  is a block diagram illustrating an example of the configuration of a fault detection circuit according to the third embodiment of the present invention. 
           [0019]      FIG. 10  is a timing chart illustrating an example of circuit operation according to the third embodiment of the present invention. 
           [0020]      FIG. 11  is a block diagram illustrating an example of the configuration of a load-driving circuit according to a fourth embodiment of the present invention. 
           [0021]      FIG. 12  is a timing chart illustrating an example of circuit operation according to the fourth embodiment of the present invention. 
           [0022]      FIG. 13  is a block diagram illustrating an example of the configuration of a load-driving circuit according to a fifth embodiment of the present invention. 
           [0023]      FIG. 14  is a block diagram illustrating an example of the configuration of a fault detection circuit according to the fifth embodiment of the present invention. 
           [0024]      FIG. 15  is a timing chart illustrating an example of the circuit operation of a high-side driver configuration according to the fifth embodiment of the present invention. 
           [0025]      FIG. 16  is a timing chart illustrating an example of the circuit operation of a low-side driver configuration according to the fifth embodiment of the present invention. 
           [0026]      FIG. 17  is a block diagram illustrating an example of the configuration of a load-driving circuit according to a sixth embodiment of the present invention. 
           [0027]      FIG. 18  is a timing chart illustrating an example of the circuit operation of a high-side driver configuration according to the sixth embodiment of the present invention. 
           [0028]      FIG. 19  is a timing chart illustrating an example of the circuit operation of a low-side driver configuration according to the sixth embodiment of the present invention. 
           [0029]      FIG. 20  is a block diagram illustrating an example of the configuration of a load-driving circuit according to a seventh embodiment of the present invention. 
           [0030]      FIG. 21  is a block diagram illustrating an example of the configuration of a high-side current detection circuit according to the seventh embodiment of the present invention. 
           [0031]      FIG. 22  is a block diagram illustrating an example of the configuration of a low-side current detection circuit according to the seventh embodiment of the present invention. 
           [0032]      FIG. 23  is a block diagram illustrating an example of the configuration of a fault detection circuit according to the seventh embodiment of the present invention. 
           [0033]      FIG. 24  is a timing chart illustrating an example of the circuit operation of a high-side driver configuration according to the seventh embodiment of the present invention. 
           [0034]      FIG. 25  is a timing chart illustrating an example of the circuit operation of a low-side driver configuration according to the seventh embodiment of the present invention. 
           [0035]      FIG. 26  is a block diagram illustrating an example of the configuration of a fault detection circuit according to an eighth embodiment of the present invention. 
           [0036]      FIG. 27  is a timing chart illustrating an example of the circuit operation of a high-side driver configuration according to the eighth embodiment of the present invention. 
           [0037]      FIG. 28  is a timing chart illustrating an example of the circuit operation of a low-side driver configuration according to the eighth embodiment of the present invention. 
       
    
    
     DESCRIPTION OF EMBODIMENTS 
       [0038]    The configuration and operation of a fault detection circuit that can detect a plurality of fault states are described in the following embodiments. 
       First Embodiment 
       [0039]      FIG. 1  is a block diagram illustrating the configuration of a load-driving circuit  1 A and an electromagnetic load  2  according to a first embodiment of the present invention. The load-driving circuit  1 A illustrated in  FIG. 1  is connected at its terminal OUT to the electromagnetic load  2 , and includes a high-side switching element  3  including an NMOS, receives the supply of power from a positive electrode side VH of a direct current power source, and controls on and off with a gate signal INH_M, a low-side switching element  4  including an NMOS, receives the supply of power from a ground side GND of the direct current power source, and controls on and off with a gate signal INL_M, a current detection circuit  5 H connected in parallel to the high-side switching element  3  to output a sense current IsH proportional to the voltage between the drain and the source of the high-side switching element  3 , and a fault detection circuit  6 H that detects a fault state of the load-driving circuit  1 A from the sense current IsH. Moreover, it is configured such that the electromagnetic load  2  is connected at its other terminal to GND (hereinafter the high-side driver configuration). 
         [0040]      FIG. 2  is a block diagram illustrating an example of the configuration of the current detection circuit  5 H according to the first embodiment of the present invention. The current detection circuit  5 H illustrated in  FIG. 2  includes a high-side sense MOS  5 H 1 , including an NMOS having the same process as the high-side switching element  3 , to control on and off with INH_S, and a virtual short circuit  5 H 2 , including an operational amplifier and a PMOS, for causing the voltages of the source terminal (OUT terminal) of the high-side switching element  3  and the source terminal of the sense MOS  5 H 1  to be at the same potential. 
         [0041]      FIG. 3  is a block diagram illustrating an example of the configuration of the fault detection circuit  6 H according to the first embodiment of the present invention. The fault detection circuit  6 H illustrated in  FIG. 3  is a circuit that detects fault states: a state where the OUT terminal is short-circuited to GND (hereinafter the ground fault); and a state where the OUT terminal is short-circuited to VH (hereinafter the power source fault). The fault detection circuit  6 H includes a comparison circuit  6 H 1  that detects that the sense current IsH output by the current detection circuit  5 H increases to or above a threshold current IrefH, a generation circuit  6 H 2  of a detection period Td, and a determination circuit  6 H 3  that determines the power source fault state, the ground fault state, and the normal state. 
         [0042]    The comparison and detection circuit  6 H 1  includes a low-pass filter LPF 1  with a time constant D 1 , the low-pass filter LPF 1  being configured to remove the influence of noise and the like and output a DET_H signal. The generation circuit  6 H 2  of the detection period Td includes a low-pass filter LPF 2  with a time constant D 2 . 
         [0043]      FIG. 4  is a timing chart explaining the operation of the load-driving circuit  1 A according to the first embodiment of the present invention. The timing chart illustrated in  FIG. 4  illustrates operations in three states—the power source fault, the ground fault, and a no-fault state (hereinafter the normal)—that can be detected in the embodiment in operation waveforms at contacts defined in  FIGS. 1 to 3 . 
         [0044]    The gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  are alternately and repeatedly turned on and off in periods other than a dead time period Tdead when they are simultaneously turned off. The gate signal INH_S of the high-side sense MOS  5 H transitions from on to off delayed by a delay time DH after INH_M transitions from on to off. Hence, the detection period Td has a pulse for a period obtained by subtracting a delay D 2  generated in the low-pass filter LPF 2  from the period DH when INH_M=L and INH_S=H. 
         [0045]    When the load-driving circuit  1 A is in the normal state where there is no fault, the OUT terminal has a potential lower than GND due to a circulation current flowing through a body diode of the low-side switching element during the dead time period between when INH_M transitions to off and when INL_M transitions to on. When INH_S is on in the detection period Td, the sense current IsH equal to or more than the threshold IrefH is generated. A delay occurs by the time constant D 1  of the low-pass filter LPF 1 , and then DET_H=H. 
         [0046]    When the load-driving circuit  1 A is in the power source fault state, the OUT terminal has a potential near VH even during a period when INH_M is off. The sense current IsH is not generated even if INH_S is on in the detection period Td. Accordingly, DET_H=L. In other words, when DET_H=L in the detection period Td, VH_SHH=H, and accordingly, the power source fault can be detected. 
         [0047]    When the load-driving circuit  1 A is in the ground fault state, the OUT terminal has a potential near GND even during a period when INH_M is on. At an instant when INH_M and INH_S transition from off to on, the high-side sense current IsH equal to or more than the threshold IrefH is generated. A delay occurs by the time constant D 1  of the low-pass filter LPF 1  although not the detection period Td, and then DET_H=H. In other words, when INH_M=H and DET_H=H, GND_SHH=H. The ground fault can be detected. 
         [0048]    In terms of the timing chart of the present application, the fault states such as the normal, the power source fault, and the ground fault are descried in one timing chart. However, there is no temporal continuity in the fault states. They are independent of each other, and the detection result and the like of the previous fault state are not succeeded. 
         [0049]    As described above, in the load-driving circuit  1 A according to the embodiment, the gate signal INH_M of the high-side switching element  3  and the gate signal INH_S of the high-side sense MOS  5 H 1  are separated. INH_S is caused to stay on longer than INH_M. Accordingly, the power source fault, in addition to the ground fault, can also be detected. It is advantageous in improving the safety and reliability of the load-driving circuit. 
       Second Embodiment 
       [0050]      FIG. 5  is a block diagram illustrating the configuration of a load-driving circuit  1 B and an electromagnetic load  2  according to a second embodiment. The load-driving circuit  1 B illustrated in  FIG. 5  includes, in addition to the load-driving circuit  1 A illustrated in  FIG. 1 , a pre-driver circuit  7 H that outputs the gate signal INH_M of the high-side switching element  3 , the gate signal INH_S of the high-side sense MOS  5 H 1 , and the gate signal INL_M of the low-side switching element  4  with outputs of the fault detection circuit  6 H and a control signal IN of the load-driving circuit  1 B as inputs. If there is no input signal from the fault detection circuit  6 H, the pre-driver circuit  7 H causes INH_M to transition from on to off when the IN signal transitions from H to L, causes INH_S to transition from on to off after the delay time DH, and causes INL_M to transition from off to on after the dead time period Tdead. Moreover, when the IN signal transitions from L to H, INL_M is transitioned from on to off, and INH_M and INH_S are transitioned from off to on after the dead time period Tdead. 
         [0051]      FIG. 6  is a timing chart explaining the operation of the load-driving circuit  1 B according to the second embodiment of the present invention. In terms of the operations of output signals (DET_H, VH_SHH, and GND_SHH) of the fault detection circuit  6  in the normal, power source fault, and ground fault states, the timing chart illustrated in  FIG. 6  is similar to that of  FIG. 4 . Accordingly, the operation and effect of the load-driving circuit  1 B by the pre-driver  7  are described. 
         [0052]    When the load-driving circuit  1 B is normal, that is, when INH_M=L and INH_S=H, DET_H=H is detected. If VH_SHH=L and GND_SHH=L, it is determined to be the normal state. The pre-driver  7 H causes INH_S to transition from on to off, and causes INL_M to transition from off to on. Consequently, the known dead time period Tdead can be reduced. During the dead time period, current flows through the body diode of the low-side switching element  4 , and accordingly the amount of heat generated is increased. Accordingly, the reduction of the dead time period is advantageous in reducing the amount of heat generated in the load-driving circuit. 
         [0053]    When the load-driving circuit  1 B has the power source fault, that is, when the power source fault has been detected from VH_SHH=H, the pre-driver  7 H fixes INL_M to off irrespective of the IN signal. Consequently, it is possible to prevent overcurrent that is generated by the turn-on of the low-side switching element. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 B. 
         [0054]    When the load-driving circuit  1 B has the ground fault, that is, when the ground fault has been detected from GND_SHH=H, the pre-driver  7 H causes INH_M and INH_S to transition to off irrespective of the IN signal. Accordingly, it is possible to prevent overcurrent that is generated by causing the high-side switching element to stay on. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 B. 
       Third Embodiment 
       [0055]      FIG. 7  is a block diagram illustrating the configuration of a load-driving circuit  1 C and an electromagnetic load  2  according to a third embodiment of the present invention. The load-driving circuit  1 C illustrated in  FIG. 7  is connected at its terminal OUT to the electromagnetic load  2 , and includes a low-side switching element  4  including an NMOS, receives the supply of power from a ground side GND of a direct current power source, and controls on and off with a gate signal INL_M, a high-side switching element  3  including an NMOS, receives the supply of power from a positive electrode side VH of the direct current power source, and controls on and off with a gate signal INH_M, a current detection circuit  5 L connected in parallel to the low-side switching element  4  to output a sense current IsL proportional to the voltage between the drain and the source of the low-side switching element  4 , and a fault detection circuit  6 L that detects a fault state in the load-driving circuit  1 C from the sense current IsL. Moreover, it is configured such that the electromagnetic load  2  is connected at its other terminal to VH (hereinafter the low-side driver configuration). 
         [0056]      FIG. 8  is a block diagram illustrating an example of the configuration of the current detection circuit  5 L according to the third embodiment of the present invention. The current detection circuit  5 L illustrated in  FIG. 8  includes a low-side sense MOS  5 L 1  including an NMOS having the same process as the low-side switching element  4 , and controls on and off with INL_S, a virtual short circuit  5 L 2 , including an operational amplifier and an NMOS, for causing the voltages of the drain terminal (OUT terminal) of the low-side switching element  4  and the drain terminal of the low-side sense MOS  5 L 1  to be at the same potential, and a current mirror circuit  5 L 3  that turns back the current that has flown through the low-side sense MOS  5 L 1  and outputs IsL. 
         [0057]      FIG. 9  is a block diagram illustrating an example of the configuration of the fault detection circuit  6 L according to the third embodiment of the present invention. The fault detection circuit  6 L illustrated in  FIG. 9  is a circuit that detects fault states: a state where the OUT terminal is short-circuited to GND (hereinafter the ground fault); and a state where the OUT terminal is short-circuited to VH (hereinafter the power source fault). The fault detection circuit  6 L includes a comparison circuit  6 L 1  that detects that the sense current IsL output by the current detection circuit  5 L increases to or above a threshold IrefL, a generation circuit  6 L 2  of a detection period Td, and a determination circuit  6 L 3  that determines the power source fault state, the ground fault state, and the normal state. 
         [0058]    The comparison and detection circuit  6 L 1  includes a low-pass filter LPF 1  with a time constant D 1 , the low-pass filter LPF 1  being configured to remove the influence of noise and the like and output a DET_L signal. The generation circuit  6 L 2  of the detection period Td includes a low-pass filer LPF 2  with a time constant D 2 . 
         [0059]      FIG. 10  is a timing chart explaining the operation of the load-driving circuit  1 C according to the third embodiment of the present invention. The timing chart illustrated in  FIG. 10  illustrates operations of three states—the power source fault, the ground fault, and a no-fault state (hereinafter the normal)—that can be detected in the embodiment in operation waveforms at contacts defined in  FIGS. 7 to 9 . 
         [0060]    The gate signal INL_M of the low-side switching element  4  and the gate signal INH_M of the high-side switching element  3  are alternately and repeatedly turned on and off in periods other than a dead time period Tdead when they are simultaneously turned off. The gate signal INL_S of the low-side sense MOS  5 L 1  transitions from on to off delayed by a delay time DL after INL_M transitions from on to off. Hence, the detection period Td has a pulse for a period obtained by subtracting a delay D 2  generated in the low-pass filter LPF 2  from a period DL when INL_M=L and INL_S=H. 
         [0061]    When the load-driving circuit  1 C is in the normal state where there is no fault, the OUT terminal has a potential higher than VH due to a circulation current flowing through a body diode of the high-side switching element during the dead time period between when INL_M transitions to off and INH_M transitions to on. Accordingly, when INL_S is on in the detection period Td, the sense current IsL equal to or more than the threshold IrefL is generated. A delay occurs by the time constant D 2  of the low-pass filter LPF 2 , and then DET_L=H. 
         [0062]    When the load-driving circuit  1 C is in the power source fault state, the OUT terminal has a potential near VH even during a period when INL_M is on. At an instant when INL_M and INL_S transition from off to on, the sense current IsL equal to or more than the threshold IrefL is generated. A delay occurs by the time constant D 1  of the low-pass filter LPF 1  although not the detection period Td, and then DET_L=H. In other words, when INL_M=H and DET_L=H, VH_SHL=H. Accordingly, the power source fault can be detected. 
         [0063]    When the load-driving circuit  1 C is in the ground fault state, the OUT terminal has the same potential as one near GND even during a period when INL_M is off. Even if INL_S is on in the detection period Td, the sense current IsL is not generated. Accordingly, DET_L=L. In other words, when DET_L=L in the detection period Td, then GND_SHL=H. Accordingly, the ground fault can be detected. 
         [0064]    As described above, in the load-driving circuit  1 C according to the embodiment, the gate signal INL_M of the low-side switching element and the gate signal INL_S of the low-side sense MOS are separated. INL_S is caused to stay on longer than INL_M. Accordingly, the ground fault, in addition to the power source fault, can also be detected. It is advantageous in improving the safety and reliability of the load-driving circuit. 
       Fourth Embodiment 
       [0065]      FIG. 11  is a block diagram illustrating the configuration of a load-driving circuit  1 D and an electromagnetic load  2  according to a fourth embodiment of the present invention. The load-driving circuit  1 D illustrated in  FIG. 11  includes, in addition to the load-driving circuit  1 C illustrated in  FIG. 7 , a pre-driver circuit  7 L that outputs the gate signal INL_M of the low-side switching element  4 , the gate signal INL_S of the low-side sense MOS  5 L 1 , and the gate signal INH_M of the high-side switching element  3 , with the outputs of the fault detection circuit  6 L and a control signal IN of the load-driving circuit  1 D as inputs. If there is no input signal from the fault detection circuit  6 L, the pre-driver circuit  7 L causes INL_M to transition from on to off when the IN signal transitions from H to L, causes INL_S from on to off after the delay time DL, and causes INH_M to transition from off to on after the dead time period Tdead. Moreover, INH_M is transitioned from on to off when the IN signal transitions from L to H, and INL_M and INL_S are transitioned from off to on after the dead time period Tdead. 
         [0066]      FIG. 12  is a timing chart explaining the operation of the load-driving circuit  1 D according to the fourth embodiment of the present invention. In terms of the operations of the output signals (DET_L, VH_SHL, and GND_SHL) of the fault detection circuit  6 L in the normal, power source, and ground fault states, the timing chart illustrated in  FIG. 12  is similar to that of  FIG. 10 . Accordingly, the operation and effect of the load-driving circuit  1 D by the pre-driver  7 L are described. 
         [0067]    When the load driver circuit  1 D is normal, that is, when INL_M=L and INL_S=H, DET_L=H is detected. If GND_SHL=L and VH_SHL=L, it is determined to be the normal state. INL_S is transitioned from on to off, and INH_M from off to on. Consequently, the known dead time period Tdead can be reduced. During the dead time period, current flows through the body diode of the high-side switching element  3 , and accordingly the amount of heat generated is increased. Accordingly, the reduction of the dead time period is advantageous in reducing the amount of heat generated in the load-driving circuit. 
         [0068]    When the load-driving circuit  1 D has the ground fault, that is, when the fault detection circuit  6 L has detected the ground fault from GND_SHL=H, the pre-driver  7 L fixes INH_M and INH_S to off irrespective of the IN signal, and accordingly it is possible to prevent overcurrent that is generated by the turn-on of the high-side switching element. Consequently, it is advantageous in improving the safety of the load-driving circuit  1 D. 
         [0069]    When the load-driving circuit  1 D has the power source fault, that is, when the fault detection circuit  6 L has detected the power source fault from VH_SHL=H, the pre-driver  7 L causes INL_M and INL_S to transition to off irrespective of the IN signal, and accordingly, it is possible to prevent overcurrent that is generated by causing the low-side switching element to stay on. Consequently, it is advantageous in improving the safety of the load-driving circuit  1 D. 
       Fifth Embodiment 
       [0070]      FIG. 13  is a block diagram illustrating the configuration of a load-driving circuit  1 E and an electromagnetic load  2  according to a fifth embodiment of the present invention. The load-driving circuit  1 E illustrated in  FIG. 13  is connected at its OUT terminal to the electromagnetic load  2 , and includes a high-side switching element  3  including an NMOS, receives the supply of power from a positive electrode side VH of a direct current power source, and controls on and off with a gate signal INH_M, a low-side switching element  4  including an NMOS, receives the supply of power from a ground side GND of the direct current power source, and controls on and off with a gate signal INL_M, a current detection circuit  5 H connected in parallel to the high-side switching element  3  to output a sense current IsH proportional to the voltage between the drain and the source of the high-side switching element  3 , a current detection circuit  5 L connected in parallel to the low-side switching element  4  to output a sense current IsL proportional to the voltage between the drain and the source of the low-side switching element  4 , and a fault detection circuit  6  that detects a fault state of the load-driving circuit  1 E from the high-side sense current IsH and the low-side sense current IsL. 
         [0071]    Moreover, it is configured to be capable of selecting, with a CONFIG signal, a low-side driver configuration where the other terminal of the electromagnetic load  2  is connected to VH and a high-side driver configuration where the other terminal of the electromagnetic load  2  is connected to GND. 
         [0072]    Moreover, the high-side current detection circuit  5 H and the low-side current detection circuit  5 L of  FIG. 13  have the same configurations and operations as the high-side current detection circuit  5 H of  FIG. 2  and the low-side current detection circuit  5 L of  FIG. 8 . 
         [0073]    In  FIG. 14 , it is a block diagram illustrating an example of the configuration of the fault detection circuit  6  according to the fifth embodiment of the present invention. The fault detection circuit  6  illustrated in  FIG. 14  includes the high-side fault detection circuit  6 H of  FIG. 3 , the low-side fault detection circuit  6 L of  FIG. 9 , a selector  61  that switches the input of a detection period Td generation circuit  6 H 2  of the high-side fault detection circuit  6 H with the CONFIG signal, and a selector  62  that switches the input of a detection period Td generation circuit  6 L 2  of the low-side fault detection circuit  6 L with the CONFIG signal. The CONFIG signal is an apparatus that controls the load-driving circuit  1 E. In order to set CONFIG=H in a case of the high-side driver configuration, and set CONFIG=L in a case of the low-side driver configuration, signals of H terminals of the selectors  61  and  62  are selected when CONGIF=H, and signals of L terminals of the selectors  61  and  62  are selected when CONFIG=L. 
         [0074]      FIG. 15  illustrates an example of a timing chart of the high-side driver configuration according to the fifth embodiment of the present invention. CONFIG=H is set since it is the high-side driver configuration. 
         [0075]    The operation of the high-side fault detection circuit  6 H of the fault detection circuit  6  of the load-driving circuit  1 E is the same as that of  FIG. 4  of the first embodiment. Accordingly, the operation of the low-side fault detection circuit  6 L is described. 
         [0076]    When the load-driving circuit  1 E is in the normal state where there is no fault in the high-side driver configuration, INL_M transitions from on to off, and INH_M and INH_S subsequently transition from off to on after a dead time period Tdead. INL_S transitions from on to off after a delay time DL. In a detection period Td of the low-side fault detection circuit  6 L when INH_M is on and INL_M is off, the OUT terminal has a potential near VH. Accordingly, the high-side sense current IsH is equal to or more than a threshold current IrefH when INH_S is on. However, the low-side sense current IsL becomes equal to or more than a threshold current IrefL when INL_S is on. Accordingly, a delay occurs by the time constant D 1  of the LPF 1 , and then DET_L=H. 
         [0077]    When the load-driving circuit  1 E is in the power source fault state, the OUT terminal has a potential near VH. As in the normal state, in the detection period Td of the low-side fault detection circuit  6 L, the high-side sense current IsH is equal to or less than the threshold current IrefH, but the low-side sense current IsL becomes equal to or more than the threshold current IrefL. Accordingly, a delay occurs by the time constant D 1  of the LPF 1 , and then DET_L=H. Accordingly, the fault cannot be detected. However, at an instant when INL_M and INL_S transition from off to on after the dead time period Tdead after INH_M transitions from on to off, a current equal to or more than the threshold IrefL is generated in terms of the low-side sense current IsL. After a delay by the time constant D 1  of the low-pass filter LPF 1 , DET_L=H although not the detection period Td. In other words, when INL_M=H and DET_L=H, VH_SHL=H. Therefore, the power source fault can be detected. 
         [0078]    When the load-driving circuit  1 E is in the ground fault state, the OUT terminal has a potential near GND. Even if INL_S is turned on in the detection period Td, the sense current IsL is not generated. Accordingly, DET_L=L. In other words, when DET_L=L in the detection period Td, GND_SHL=H. Therefore, the ground fault can be detected. 
         [0079]      FIG. 16  illustrates an example of a timing chart of the low-side driver configuration according to the fifth embodiment of the present invention. CONFIG=L is set since it is the low-side driver configuration. 
         [0080]    The operation of the low-side fault detection circuit  6 L of the fault detection circuit  6  of the load-driving circuit  1 E is the same as that of  FIG. 10  of the first embodiment. Accordingly, the operation of the high-side fault detection circuit  6 H is described. 
         [0081]    When the load-driving circuit  1 E is in the normal state where there is no fault in the low-side driver configuration, INH_M transitions from on to off. INL_M and INL_S subsequently transition from off to on in the dead time period Tdead. INH_S transitions from on to off after the delay time DH. In the detection period Td of the high-side fault detection circuit  6 H when INH_M is off and INL_M is on, the OUT terminal has a potential near GND. Accordingly, the low-side sense current IsL is equal to or less than the threshold current IrefL when INL_S is on, but the high-side sense current IsH becomes equal to or more than the threshold current IrefH when INH_S is on. Accordingly, a delay occurs by the time constant D 1  of the LPF 1 , and then DET_H=H. 
         [0082]    When the load-driving circuit  1 E is in the ground fault state, the OUT terminal has a potential near GND. As in the normal state, in the detection period Td of the high-side fault detection circuit  6 H, the low-side sense current IsL is equal to or less than the threshold current IrefL, but the high-side sense current IsH becomes equal to or more than the threshold current IrefH. Accordingly, a delay occurs by the time constant D 1  of the LPF 1 , and then DET_H=H. Accordingly, the fault cannot be detected. However, at an instant when INH_M and INH_S transition from off to on after the dead time period Tdead after INL_M transitions from on to off, a current equal to or more than the threshold IrefH is generated in terms of the high-side sense current IsH. After a delay by the time constant D 1  of the low-pass filter LPF 1 , DET_H=H although not the detection period Td. In other words, when INH_M=H and DET_H=H, GND_SHH=H. Accordingly, the ground fault can be detected. 
         [0083]    When the load-driving circuit  1 E is in the power source fault state, the OUT terminal has a potential near VH. Even if INH_S is on in the detection period Td, the sense current IsH is not generated. Accordingly, DET_H=L. In other words, when DET_H=L in the detection period Td, then VH_SHH=H. Accordingly, the ground fault can be detected. 
         [0084]    As described above, in the load-driving circuit  1 E according to the embodiment, the high-side fault detection circuit  6 H and the low-side fault detection circuit  6 L are used to enable the detection of both of the power source fault and the ground fault. Hence, an anomaly in the fault detection circuit can be detected by the comparison of the mutual fault detection results, which is advantageous in further improving the reliability of the load-driving circuit  1 E. Moreover, the high-side driver configuration and the low-side driver configuration are switched by the CONFIG signal. Accordingly, a fault can be detected not based on the power source connected to the electromagnetic load  2 . Accordingly, it is advantageous in making the load-driving circuit  1 E flexible. 
       Sixth Embodiment 
       [0085]    In  FIG. 17 , it is a block diagram illustrating the configuration of a load-driving circuit  1 F and an electromagnetic load  2  according to a sixth embodiment of the present invention. The load-driving circuit  1 F illustrated in  FIG. 17  includes, in addition to the load-driving circuit  1 E illustrated in  FIG. 13 , a pre-driver circuit  7  that outputs the gate signal INH_M of the high-side switching element  3 , the gate signal INH_S of the high-side sense MOS  5 H 1 , the gate signal INL_M of the low-side switching element  4 , and the gate signal INL_S of the low-side sense MOS  5 L 1 , with the outputs of the fault detection circuit  6 , a control signal IN of the load-driving circuit  1 F, and a driver constituent signal CONFIG as inputs. 
         [0086]    If there is no input signal from the fault detection circuit  6  in a case of the high-side driver configuration, the pre-driver circuit  7  causes INH_M from on to off when the IN signal transitions from H to L, causes INH_S to transition from on to off after the delay DH, and causes INL_M and INL_S to transition from off to on after the dead time period Tdead. Moreover, INL_M is transitioned from on to off when the IN signal transitions from L to H. INH_M and INH_S are transitioned from off to on after the dead time period Tdead. INL_S is transitioned from on to off after the delay DL. 
         [0087]    If there is no input signal from the fault detection circuit  6  in a case of the low-side driver configuration, INL_M is transitioned from on to off when the IN signal transitions from H to L. INL_S is transitioned from on to off after the delay DL. INH_M and INH_S are transitioned from off to on after the dead time period Tdead. Moreover, INH_M is transitioned from on to off when the IN signal transitions from L to H. INL_M and INL_S are transitioned from off to on after the dead time period Tdead. INH_S is transitioned from on to off after the delay DH. 
         [0088]      FIG. 18  illustrates an example of a timing chart explaining the operation of the load-driving circuit  1 F of the high-side driver configuration according to the sixth embodiment of the present invention. The timing chart illustrated in  FIG. 18  is similar to that of  FIG. 15  in terms of the operation of the fault detection circuit  6  in the normal, power source fault, and ground fault states. Accordingly, the operation and effect of the load-driving circuit  1 F by the pre-driver  7  are described. 
         [0089]    When the load-driving circuit  1 F is in the normal state, it is determined to be the normal state if DET_L=H is detected in the detection period Td after the input signal IN transitions from low to high, and if GND_SHH=L, GND_SHL=L, VH_SHH=L, and VH_SHL=L. INL_S is then transitioned from on to off. It is determined to be the normal state if DET_H=H is detected in the detection period Td after the input signal IN transitions from high to low, and if GND_SHH=L, GND_SHL=L, VH_SHH=L, and VH_SHL=L. INH_S is then transitioned from on to off, and INL_M and INL_S from off to on. Accordingly, the known dead time period Tdead can be reduced. In the dead time period, current flows through a body diode of the low-side switching element  4 . Accordingly, the amount of heat generated is increased. Hence, the reduction of the dead time period is advantageous in reducing the amount of heat generated in the load-driving circuit. 
         [0090]    When the load-driving circuit  1 F is in the power source fault state, and the fault detection circuit  6  has detected the power source fault from VH_SHH=H, the pre-driver  7  fixes INL_M and INL_S to off irrespective of the IN signal. Accordingly, it is possible to prevent overcurrent that is generated by the turn-on of the low-side switching element. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 F. 
         [0091]    When the load-driving circuit  1 F is in the ground fault state, and the fault detection circuit  6  has detected the ground fault from GND_SHH=H, the pre-driver  7  causes INH_M and INH_S to transition to off irrespective of the IN signal. Accordingly, it is possible to prevent overcurrent that is generated by causing the high-side switching element to stay on. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 F. 
         [0092]      FIG. 19  illustrates an example of a timing chart of the low-side driver configuration according to the sixth embodiment of the present invention. The timing chart illustrated in  FIG. 19  is similar to that of  FIG. 16  in terms of the operation of the fault detection circuit  6  in the normal, power source fault, and ground fault states. Accordingly, the operation and effect of the load-driving circuit  1 F by the pre-driver  7  are described. 
         [0093]    When the load-driving circuit  1 F is in the normal state, it is determined to be the normal state if DET_H=H is detected in the detection period Td after the input signal IN transitions from low to high, and if GND_SHH=L, GND_SHL=L, VH_SHH=L, and VH_SHL=L. INH_S is then transitioned from on to off. It is determined to be the normal state if DET_L=H is detected in the detection period Td after the input signal IN transitions from high to low, and if GND_SHH=L, GND_SHL=L, VH_SHH=L, and VH_SHL=L. INL_S is then transitioned from on to off, and INH_M and INH_S from off to on. Accordingly, the known dead time period Tdead can be reduced. In the dead time period, current flows through a body diode of the high-side switching element  3 . Accordingly, the amount of heat generated increases. Hence, the reduction of the dead time period is advantageous in reducing the amount of heat generated in the load-driving circuit. 
         [0094]    When the load-driving circuit  1 F is in the ground fault state, and the fault detection circuit  6  has detected the ground fault from GND_SHL=H, the pre-driver  7  fixes INH_M and INH_S to off irrespective of the IN signal. Accordingly, it is possible to prevent overcurrent that is generated by the turn-on of the high-side switching element. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 F. 
         [0095]    When the load-driving circuit  1 F is in the power source fault state and the fault detection circuit  6  has detected the power source fault from VH_SHL=H, the pre-driver  7  causes INL_M and INL_S to transition to off irrespective of the IN signal. Accordingly, it is possible to prevent overcurrent that is generated by causing the low-side switching element to stay on. Accordingly, it is advantageous in improving the safety of the load-driving circuit  1 F. 
       Seventh Embodiment 
       [0096]    In  FIG. 20 , it is a block diagram illustrating the configuration of a load-driving circuit  1 G and an electromagnetic load  2  according to a seventh embodiment of the present invention. 
         [0097]    The load-driving circuit  1 G illustrated in  FIG. 20  is connected at its OUT terminal to the electromagnetic load  2 , and includes a high-side switching element  3  including an NMOS, receives the supply of power from a positive electrode side VH of a direct current power source, and controls on and off with a gate signal INH_M, a low-side switching element  4  including an NMOS, receives the supply of power from a ground side GND of the direct current power source, and controls on and off with a gate signal INL_M, a current detection circuit  10 H connected in parallel to the high-side switching element  3  to output a sense current IsH proportional to the voltage between the drain and the source of the high-side switching element  3 , a current detection circuit  10 L connected in parallel to the low-side switching element  4  to output a sense current IsL proportional to the voltage between the drain and the source of the high-side switching element  4 , a fault detection circuit  6 A that detects a fault state of the load-driving circuit  1 G from the high-side sense current IsH and the low-side sense current IsL, and logic circuits  9  that receive a DIAG signal that outputs H during a diagnosis period set at a given timing within a period when the load-driving circuit  1 G does not drive the load, and fix the gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  to off. 
         [0098]    Moreover, it is configured to be capable of selecting, with a CONFIG signal, a low-side driver configuration where the other terminal of the electromagnetic load  2  is connected to VH and a high-side driver configuration where the other terminal of the electromagnetic load  2  is connected to GND. 
         [0099]    In  FIG. 21 , it is a block diagram illustrating an example of the configuration of the high-side current detection circuit  10 H according to the seventh embodiment of the present invention. 
         [0100]    The high-side current detection circuit  10 H illustrated in  FIG. 21  includes a first high-side sense MOS  10 H 1  including an NMOS having the same process as the high-side switching element  3 , and is always on, a second high-side sense MOS  10 H 2  including an NMOS having the same process as the high-side switching element  3 , is inserted in series between the first high-side sense MOS  10 H 1  and the terminal OUT, and is controlled over on and off with a gate signal INH_S, a third high-side sense MOS  10 H 3  including an NMOS having the same process as the high-side switching element  3 , is connected in parallel to the first high-side sense MOS  10 H 1 , and is always on, and a virtual short circuit  10 H 4 , including an operational amplifier and a PMOS, for causing a midpoint between the first high-side sense MOS  10 H 1  and the second high-side sense MOS  10 H 2  and a source terminal of the third high-side sense MOS to be at the same potential. 
         [0101]    In  FIG. 22 , it is a block diagram illustrating an example of the configuration of the low-side current detection circuit  10 L according to the seventh embodiment of the present invention. 
         [0102]    The high-side current detection circuit  10 L illustrated in  FIG. 22  includes a first low-side sense MOS  10 L 1  including an NMOS having the same process as the low-side switching element  4 , and is always on, a second low-side sense MOS  10 L 2  including an NMOS having the same process as the low-side switching element  4 , is inserted in series between the first low-side sense MOS  10 L 1  and the terminal OUT, and is controlled over on and off with a gate signal INL_S, a third low-side sense MOS  10 L 3  including an NMOS having the same process as the low-side switching element  4 , is connected in parallel to the first low-side sense MOS  10 L 1 , and is always on, and a virtual short circuit  10 L 4 , including an operational amplifier and an NMOS, for causing a midpoint between the first low-side sense MOS  10 L 1  and the second low-side sense MOS  10 L 2  and the drain terminal of the third low-side sense MOS to be at the same potential. 
         [0103]    In  FIG. 23 , it is a block diagram illustrating an example of the configuration of the fault detection circuit  6 A according to the seventh embodiment of the present invention. 
         [0104]    The fault detection circuit  6 A illustrated in  FIG. 23  includes the fault detection circuit  6  illustrated in  FIG. 14 , which is the fault detection circuit of when the load-driving circuit  1 G is in normal load driving operation, and an OFF-time fault detection circuit  6 A 1  that operates during the diagnosis period required by a system within the period when the load is not driven. 
         [0105]    The OFF-time fault detection circuit  6 A 1  includes logic circuits  6 A 2  that fix the outputs (VH_SHH, VH_SHL, GND_SHH, and GND_SHL) of the fault detection circuit  6  to L during the diagnosis period, a latch circuit  6 A 3  that compares the high-side sense current IsH and a threshold current IrefH, and outputs H on the rising edge when an increase of IsH to or above IrefH is detected, and outputs L when DIAG=L, a latch circuit  6 A 4  that compares the low-side sense current IsL and a threshold current IrefL, and outputs H on the rising edge when an increase of IsL to or above IrefL is detected, and outputs L when DIAG=L, and a determination circuit  6 A 5  that determines a fault—the power source fault, the ground fault, or an open-circuit fault—from the outputs of the latch circuits  6 A 3  and  6 A 4 . 
         [0106]      FIG. 24  illustrates an example of a timing chart of the high-side driver configuration according to the seventh embodiment of the present invention. The timing chart illustrated in  FIG. 24  describes the operation and effect in the normal, power source fault, and open-circuit fault states. 
         [0107]    Since it is the high-side driver configuration, the CONFIG signal outputs H. Since it is the diagnosis period, the DIAG signal is at H. Accordingly, the gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  are fixed to off. The gate signal INH_S of the high-side sense MOS  10 H 3  and the gate signal INL_S of the low-side sense MOS  10 L 3  are alternately turned on and off. 
         [0108]    When the load-driving circuit  1 G is in the normal state, the OUT terminal has a potential near GND. Accordingly, the high-side sense current IsH is equal to or more than the threshold current IrefH when INH_S is on, and then the latch circuit  6 A 3  outputs H. The low-side sense current IsL is equal to or less than the threshold current IrefL when INL_S is on, and then the latch circuit  6 A 4  outputs L. At this point in time, the determination circuit  6 A 5  determines that the load-driving circuit  1 G is in the normal state from the outputs of the latch circuits  6 A 3  and  6 A 4 . 
         [0109]    When the load-driving circuit  1 G is in the power source fault state, the OUT terminal has a potential near VH. Accordingly, the high-side sense current IsH is equal to or less than the threshold current IrefH when INH_S is on, and then the latch circuit  6 A 3  outputs L. The low-side sense current IsL is equal to or more than the threshold current IrefL when INL_ is on, and then the latch circuit  6 A 4  outputs H. At this point in time, VH_SHD=H from the outputs of the latch circuits  6 A 3  and  6 A 4 , and then the determination bottleneck  6 A 5  determines that the load-driving circuit  1 G is in the power source fault state. 
         [0110]    When the load-driving circuit  1 G is in the open-circuit state, the OUT terminal has high impedance. Accordingly, the OUT terminal has a potential near VH when INH_S is on and has a potential near GND when INL_S is on. When INH_S transitions from on to off and INL_S transitions from off to on, the OUT terminal transitions from the potential near VH to the potential near GND. Accordingly, a current equal to or more than IrefL is momentarily generated in terms of INL_S, and then the lath circuit  6 A 4  outputs H. When INL_S transitions from on to off and INH_S transitions from off to on, the OUT terminal transitions from the potential near GND to the potential near VH. Accordingly, a current equal to or more than IrefH is momentarily generated in terms of INH_S, and then the latch circuit  6 A 3  outputs H. At this point in time, OPEN=H from the outputs of the latch circuits  6 A 3  and  6 A 4 , and the determination circuit  6 A 5  determines that the load-driving circuit  1 G is in the open-circuit state. 
         [0111]      FIG. 25  illustrates an example of a timing chart of the low-side driver configuration according to the seventh embodiment of the present invention. The timing chart illustrated in  FIG. 25  describes the operation and effect in the normal, ground fault, and open-circuit fault states. 
         [0112]    Since it is the low-side driver configuration, the CONFIG signal outputs L. Since it is the diagnosis period, the DIAG signal outputs H. The gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  are fixed to off. The gate signal INH_S of the high-side sense MOS  10 H 3  and the gate signal INL_S of the low-side sense MOS  10 L 3  are alternately turned on and off. 
         [0113]    When the load-driving circuit  1 G is in the normal state, the OUT terminal has a potential near VH. Accordingly, the low-side sense current IsL is equal to or more than the threshold current IrefL when INL_S is on, and then the latch circuit  6 A 4  outputs H. The high-side sense current IsH is equal to or less than the threshold current IrefH when INH_S is on, and then the latch circuit  6 A 3  outputs L. At this point in time, the determination circuit  6 A 5  determines that the load-driving circuit  1 G is in the normal state from the outputs of the latch circuits  6 A 3  and  6 A 4 . 
         [0114]    When the load-driving circuit  1 G is in the ground fault state, the OUT terminal has a potential near GND. Accordingly, the low-side sense current IsL is equal to or less than the threshold current IrefL when INL_S is on, and then the latch circuit  6 A 4  outputs L. The high-side sense current IsH is equal to or more than the threshold current IrefH when INH_ is on, and then the latch circuit  6 A 3  outputs H. At this point in time, GND_SHD=H from the outputs of the latch circuits  6 A 3  and  6 A 4 , and the determination circuit  6 A 5  determines that the load-driving circuit  1 G is in the ground fault state. 
         [0115]    When the load-driving circuit  1 G is in the open-circuit state, the OUT terminal has high impedance. Accordingly, the OUT terminal has a potential near VH when INH_S is on and has a potential near GND when INL_S is on. When INH_S transitions from on to off, and INL_S from off to on, the OUT terminal transitions from the potential near VH to the potential near GND. Accordingly, a current equal to or more than IrefL is momentarily generated in terms of INL_S, and then the latch circuit  6 A 4  outputs H. When INL_S transitions from on to off, and INH_S from off to on, the OUT terminal transitions from the potential near GND to the potential near VH. Accordingly, a current equal to or more than IrefH is momentarily generated in terms of INH_S, and then the latch circuit  6 A 3  outputs H. At this point in time, OPEN=H from the outputs of the latch circuits  6 A 3  and  6 A 4 , and the determination circuit  6 A 5  determines that the load-driving circuit  1 G is in the open-circuit state. 
         [0116]    As described above, in the load-driving circuit  1 G according to the embodiment, a fault can be detected before the load driving operation in addition to the fault detection during the normal load driving operation. Accordingly, a fault can be detected without generating a large current. Accordingly, it is advantageous in further improving reliability and safety. 
         [0117]    Moreover, optimum values are respectively set for the threshold currents IrefH and IrefL before and after the load driving operation. Accordingly, it is advantageous in improving the reliability of a fault detection result. 
         [0118]    Moreover, the high-side driver configuration and the low-side driver configuration are switched by the CONFIG signal. Accordingly, a fault can be detected not based on the power source connected to the electromagnetic load  2 . Accordingly, it is advantageous in making the load-driving circuit  1 G flexible. 
         [0119]    In the embodiment, the fault detection during the load driving operation is not an essential element. It is also possible to detect a fault before the load driving operation with only constituent elements necessary to detect a fault before the load driving operation. 
       Eighth Embodiment 
       [0120]    In  FIG. 26 , it is a block diagram illustrating the configuration of a fault detection circuit  6 B in the load-driving circuit  1 G according to an eighth embodiment of the present invention. 
         [0121]    The fault detection circuit  6 B illustrated in  FIG. 26  includes the fault detection circuit  6  illustrated in  FIG. 14 , which is the fault detection circuit of when the load-driving circuit  1 G is in normal load driving operation, and an OFF-time fault detection circuit  6 B 1  that operates during a diagnosis period required by a system within a period when the load is not driven. 
         [0122]    The OFF-time fault detection circuit  6 B 1  includes logic circuits  6 B 2  that fix the outputs of the fault detection circuit  6  to L during the diagnosis period, a latch circuit  6 B 3  that compares the high-side sense current IsH and the threshold current IrefH, and outputs H on the rising edge when an increase of the high-side sense current IsH to or above the threshold current IrefH is detected, a latch circuit  6 B 6  that outputs H on the rising edge of an output obtained by applying the low-pass filter to the result of the detection that IsH has increased to or above IrefH, a latch circuit  6 B 4  that outputs H on the rising edge when an increase of the low-side sense current IsL to or above the threshold current IrefL is detected, a latch circuit  6 B 7  that outputs H on the rising edge of an output obtained by applying the low-pass filter to the result of the detection that IsL has increased to or above IrefL, and a determination circuit  6 B 5  that determines faults—the power source fault, the ground fault, and the open-circuit fault—from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 . 
         [0123]      FIG. 27  illustrates an example of a timing chart of the high-side driver configuration according to the eighth embodiment of the present invention. The timing chart illustrated in  FIG. 27  describes the operation and effect in the normal, power source fault, ground fault, and open-circuit fault states. Since it is the high-side driver configuration, the CONFIG signal outputs H. Since it is the diagnosis period, the DIAG signal is at H. Accordingly, the gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  are fixed to off. The gate signal INH_S of the high-side sense MOS  10 H 3  and the gate signal INL_S of the low-side sense MOS  10 L 3  are simultaneously turned on and off. 
         [0124]    When the load-driving circuit  1 G is in the normal state and both of INH_S and INL_S are off, the potential is one near GND. At an instant when INH_S and INL_S are simultaneously turned on, the electromagnetic load  2  prevents the flow of current, and the potential of the OUT terminal increases from the one near GND. Accordingly, a current equal to or more than IrefL is momentarily generated in terms of IsL, and then the latch circuit  6 B 4  outputs H. The potential of the OUT terminal subsequently returns to the one near GND. Accordingly, a current equal to or more than the threshold current IrefH is generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. Moreover, the OUT terminal has the potential near GND after the passage of a filtering time. Accordingly, a current equal to or more than IrefH is generated in terms of IsH, and IsL becomes a current equal to or less than IrefL. Accordingly, the latch circuit  6 B 6  outputs H and the latch circuit  6 B 7  outputs L. At this point in time, the determination circuit  6 B 5  determines that it is the normal state from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 . 
         [0125]    When the load-driving circuit  1 G is in the power source fault state, the OUT terminal has a potential near VH. Accordingly, at an instant when INH_S and INL_S are simultaneously turned on, a current equal to or more than IrefL is generated in terms of IsL. Accordingly, the latch circuit  6 B 4  outputs H. IsH becomes a current equal to or less than IrefH. Accordingly, the latch circuit  6 B 3  outputs L. After the passage of the filtering time, the current equal to or more than IrefL still is generated in terms of IsL. Accordingly, the latch circuit  6 B 7  outputs H. IsH is the current equal to or less than IrefH. Accordingly, the latch circuit  6 B 6  outputs L. At this point in time, VH_SHD from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the power source fault state. 
         [0126]    When the load-driving circuit  1 G is in the ground fault state, at an instant when INH_S and INL_S are simultaneously turned on, the OUT terminal has a potential near GND. Accordingly, a current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. ISL becomes a current equal to or less than IrefL. Accordingly, the latch circuit  6 B 4  outputs L. After the passage of the filtering time, the OUT terminal still has the potential near GND. Accordingly, the current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 6  outputs H. ISL is the current equal to or less than IrefL. Accordingly, the latch circuit  6 B 7  outputs L. At this point in time, GND_SHD=H from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the ground fault state. 
         [0127]    When the load-driving circuit  1 G is in the open-circuit fault state, at an instant when INH_S and INL_S are simultaneously turned on, the OUT terminal has a midpoint potential between GND and VH. Accordingly, a current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. A current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 4  outputs H. After the passage of the filtering time, the OUT terminal still has the midpoint potential between GND and VH. Accordingly, the current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 6  outputs H. The current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 7  outputs H. At this point in time, OPEN=H from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the open-circuit state. 
         [0128]      FIG. 28  illustrates an example of a timing chart of the low-side driver configuration according to the eighth embodiment of the present invention. The timing chart illustrated in  FIG. 28  describes the operation and effect in the normal, power source fault, ground fault, and open-circuit fault states. 
         [0129]    Since it is the low-side driver configuration, the CONFIG signal outputs L. Since it is the diagnosis period, the DIAG signal is at H. Accordingly, the gate signal INH_M of the high-side switching element  3  and the gate signal INL_M of the low-side switching element  4  are fixed to off. The gate signal INH_S of the high-side sense MOS  10 H 3  and the gate signal INL_S of the low-side sense MOS  10 L 3  are simultaneously turned on and off. 
         [0130]    When the load-driving circuit  1 G is in the normal state, and both of INH_S and INL_S are off, the potential is one near VH. At an instant when INH_S and INL_S are simultaneously turned on, the electromagnetic load  2  prevents the flow of current. The potential of the OUT terminal decreases from the potential near VH. Accordingly, a current equal to or more than IrefH is momentarily generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. The potential of the OUT terminal subsequently returns to the one near VH. Accordingly, a current equal to or more than IrefL is generated in terms of IsL, and the latch circuit  6 B 4  outputs H. Moreover, after the passage of the filtering time, the OUT terminal has a potential near VH. Accordingly, a current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 7  outputs H. IsH becomes a current equal to or less than IrefH, and then the latch circuit  6 B 6  outputs L. At this point in time, the determination circuit  6 B 5  determines that it is the normal state from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 . 
         [0131]    When the load-driving circuit  1 G is in the power source fault state, the OUT terminal has a potential near VH. Accordingly, at an instant when INH_S and INL_S are simultaneously turned on, a current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 4  outputs H. IsH becomes a current equal to or less than IrefH, and then the latch circuit  6 B 3  outputs L. After the passage of the filtering time, the current equal to or more than IrefL is still generated in terms of IsL, and accordingly the latch circuit  6 B 7  outputs H. IsH becomes the current equal to or less than IrefH. Accordingly, the latch circuit  6 B 6  outputs L. At this point in time, VH_SHD=H from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the power source fault state. 
         [0132]    When the load-driving circuit  1 G is in the ground fault state, at an instant when INH_S and INL_S are simultaneously turned on, the OUT terminal has a potential near GND. Accordingly, a current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. ISL becomes a current equal to or less than IrefL, and then the latch circuit  6 B 4  outputs L. After the passage of the filtering time, the OUT terminal still has the potential near GND. Accordingly, the current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 6  outputs H. ISL becomes the current equal to or less than IrefL, and then the latch circuit  6 B 7  outputs L. At this point in time, GND_SHD=H from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the ground fault state. 
         [0133]    When the load-driving circuit  1 G is in the open-circuit state, at an instant when INH_S and INL_S are simultaneously turned on, the OUT terminal has a midpoint potential between GND and VH. A current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 3  outputs H. A current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 4  outputs H. After the passage of the filtering time, the OUT terminal still has the midpoint potential between GND and VH. Accordingly, the current equal to or more than IrefH is generated in terms of IsH, and then the latch circuit  6 B 6  outputs H. The current equal to or more than IrefL is generated in terms of IsL, and then the latch circuit  6 B 7  outputs H. At this point in time, OPEN=H from the outputs of the latch circuits  6 B 3 ,  6 B 4 ,  6 B 6 , and  6 B 7 , and the determination circuit  6 B 5  determines that it is the open-circuit state. 
         [0134]    As described above, in the load-driving circuit  1 G according to the embodiment, a fault can be detected, distinguishing between the power source fault, the ground fault, and the open-circuit fault, before the load driving operation, in addition to the fault detection during the load driving operation. A fault can be detected without generating a large current. Accordingly, it is advantageous in further improving reliability and safety. 
         [0135]    Moreover, optimum values are respectively set for the threshold currents IrefH and IrefL before and after the load driving operation. Accordingly, it is advantageous in further improving the reliability of a fault detection result. 
         [0136]    Moreover, the high-side driver configuration and the low-side driver configuration are switched by the CONFIG signal. Accordingly, a fault can be detected not based on the power source connected to the electromagnetic load  2 . Accordingly, it is advantageous in making the load-driving circuit  1 G flexible. 
         [0137]    In the embodiment, the fault detection during the load driving operation is not an essential element. It is also possible to detect a fault before the load driving operation with only constituent elements necessary to detect a fault before the load driving operation. 
         [0138]    The present invention is not limited to the embodiments, and includes various modifications. For example, the embodiments are those described in detail to facilitate the understanding of the present invention, and are not necessarily limited to those including all the described configurations. Moreover, part of the configuration of a given embodiment can be replaced with the configuration of another embodiment. Moreover, the configuration of a given embodiment can also be added to the configuration of another embodiment. Moreover, another configuration can be added to, removed from, and replaced with part of the configuration of each embodiment. Moreover, in terms of the control lines and information lines, those considered to be necessary for description are illustrated. Not all the control lines and information lines are always illustrated in terms of the product. For example, in the present invention, the example is illustrated in which the high-side switching element  3 , the low-side switching element  4 , the high-side sense MOS  5 H, and the low-side sense MOS  5 L are each including an NMOS. However, even if they are each including a PMOS, a similar effect to the case of including an NMOS can be obtained if the polarities of the high level and the low level of the gate signal for controlling on and off are inverted. 
         [0139]    Moreover, the high-side current detection circuit  10 H and the high-side current detection circuit  10 L, which are described in the seventh and eighth embodiments, can also be applied to the high-side current detection circuit  5 H and the low-side current detection circuit  6 L, which are described in the first to sixth embodiments. 
         [0140]    Moreover, the high-side current detection circuit  5 H and the low-side current detection circuit  10 L, which are described in the first to sixth embodiments, are applied to the high-side current detection circuit  10 H and the low-side current detection circuit  10 L, which are described in the seventh and eighth embodiments, to enable the detection of faults other than the open-circuit fault before the load driving operation. 
       REFERENCE SIGNS LIST 
       [0000]    
       
           1  load-driving circuit 
           2  electromagnetic load 
           3  high-side switching element 
           4  low-side switching element 
           5 H high-side current detection circuit 
           5 L low-side current detection circuit 
           6  fault detection circuit 
           6 H high-side fault detection circuit 
           6 L low-side fault detection circuit 
           7  pre-driver 
           8  fault result comparison circuit 
           10 H high-side current detection circuit 
           10 L low-side current detection circuit