Abstract:
A charge balanced feedback type transmitter generates charge packets representative of a sensed parameter. Improved performance is achieved by the additiion of resistance connected between a charge packet generating reactance and an integrator to reduce the effects of noise caused by switching transients and by ground noise which is coupled to the charge packet generating circuitry by stray capacitance. The charge packets are integrated by the integrater, and the integrator output is supplied from a selective basis to the input of a comparator. The output of the comparator is used to control the application of charge packets to the integrator to achieve charge balance. The input of the comparator is selectively connected to the output of the integrator, to a first supply voltage, or to a second supply voltage to ensure a stable output of the comparator at a critical time when charge is being supplied to the integrator.

Description:
REFERENCE TO COPENDING APPLICATIONS 
     Reference is hereby made to the following copending applications: 
     Roger L. Frick and John P. Schulte, &#34;MEASUREMENT CIRCUIT,&#34; Ser. No. 175,627, filed March 30, 1988, which is a file wrapper continuation of Ser. No. 855,178 filed April 23, 1986; and 
     Roger L. Frick and John P. Schulte, &#34;TRANSMITTER WITH VERNIER MEASUREMENT,&#34; Ser. No. 887,603 filed July 17, 1986. 
     Both of these applications are assigned to the same assignee as the present application. The subject matter of these applications is hereby incorporated by reference. 
     BACKGROUND OF THE INVENTION 
     The present invention relates to measurement circuits and, in particular, to improved circuits for measuring a parameter using circuitry which generates charge packets. 
     SUMMARY OF THE INVENTION 
     The two above-mentioned patent applications describe charge balanced measurement circuits which generate charge packets having a quantity of charge which is a function of a sensed parameter. The charge packets are provided to an integrator, which integrates the charge received. The output of integrator is provided to a comparator, which produces a comparator output which is used to control the number of charge packets so that the quantity of charge received by the integrator over time tends toward a charge balance. An output representative of the sensed parameter is provided as a function of the numbers of charge packets of each polarity which are formed. 
     The present invention relates to improvements to the charge balanced feedback type of circuit which reduce the effects of various sources of noise on the accuracy of the integrator output, and therefore on the accuracy of the output of the circuit. 
     In one embodiment of the present invention, resistance means is connected in a current path with the reactance means and the input of the integrator. The resistance means reduces the effects of noise coupled to the circuit through stray capacitance associated with the reactance means, and the effects of switching transients associated with the generation and transfer of the charge packets to the integrator input. 
     A further improvement to the circuit involves a multiplexed control of signals supplied to the input of the comparator. Switching means connected to the input of the comparator supplies, at selected times, the integrator output, a first voltage, or a second voltage to the input of the comparator. By providing the first and second voltages to the input of the comparator, the output of the comparator is stabilized in a known state and the threshold level of the comparator is selected prior to receiving the signal from the integrator output. The timing of the connection of the integrator output to the input of the comparator is controlled so that the integrator output has stabilized after receiving charge packets to integrate before the integrator output is supplied to the comparator input. This ensures a stable response by the comparator, which avoids an oscillation which could cause noise and disturb the accuracy of the output of the integrator. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a diagram of a preferred embodiment of the measurement circuit of the present invention. 
     FIG. 2 is a circuit diagram showing the feedback circuit of the measurement circuit of FIG. 1. 
     FIGS. 3A and 3B are a timing diagram for the feedback circuit of FIG. 2. 
     FIG. 4 is a circuit diagram of a two wire transmitter which incorporates the measurement circuit of the present invention. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     FIG. 1 shows a preferred embodiment of measurement circuit 10 of the present invention, which is of the charge balanced feedback type described in the two previously mentioned copending patent applications. Measurement circuit 10 includes charge packet generator circuit 12, integration and comparison circuit 14, feedback circuit 16, output circuit 18, and readout circuit 20. 
     Charge packet generator circuit 12 includes capacitive pressure sensor 22, which forms a pair of variable capacitances C1 and C2 which vary as a function of a sensed parameter (e.g. pressure). In a preferred embodiment, sensor 22 is the capacitive pressure sensor of the type shown in U.S. Pat. No. 4,370,890 by Roger L. Frick, in which the capacitive sensor is used with an electrically conductive, grounded, fluid isolator assembly which is part of a transmitter housing which encloses the sensor. Other sensors can be used as well. The description of the sensor found in U.S. Pat. No. 4,370,890 is incorporated by reference. 
     Charge packet generator circuit 12 also includes linearity correction capacitors CL1 and CL2, noise supression resistors R1 and R2, and switches S1, S2, S3, and S4. Capacitors CL1 and CL2 are connected in series with one another, and in parallel with capacitive sensor 22. Complementary drive φ 0  and φ 0  signals are supplied to nodes 24 and 26, respectively. Node 24 is connected to center capacitor plate 28 of sensor 22, while node 26 is connected to the junction of capacitors CL1 and CL2. 
     Resistor R1 is connected at one end to capacitors C1 and CL1 and at its opposite end to switches S1 and S4. Similarly, resistor R2 isconnected at one end to capacitors C2 and CL2, and at its opposite end to switches S2 and S3. Drive signals φ 1 , φ 2 , φ 3 , and φ 4  control the conductive states of switches S1, S2, S3, and S4, respectively. 
     Switches S1 and S2 are connected together to the inverting (-) input of integrator amplifier 30. Switches S3 and S4 are connected to reference potential V REF  and to the non-inverting (+) input of integrator amplifier 30. In a preferred embodiment, reference voltage V REF  is midway between supply voltages V DD  and V SS . 
     Integrating and comparing circuit 14 includes integrator-amplifier 30, integration capacitor C I , switches S5, S6, S7, comparator 32, and resistors R3 and R4. Integrator amplifier 30 produces an integrator voltage V I  at its output, which is representative of the integral of charge packets received at its inverting (-) input. Switches S5, S6, and S7, which are controlled by signals φ I , φ VDD  and φ VSS , respectively, form a multiplexer for supplying integrator voltage V I , supply voltage V DD , or supply voltage V SS  to the inverting (-) input of comparator 32. Resistor R3 is connected between the output of comparator 32 and its non-inverting (+) input, and resistor R4 is connected between the noninverting (+) input of comparator 32 and V REF  to provide hysteresis. As a result, comparator 32 has two different threshold levels possible at its + input, depending upon the state of its output voltage V C . 
     Output voltage V C  from comparator 32 is supplied as an input to feedback circuit 16. Based upon the state of signal V C , feedback circuit 16 derives ten signals from a basic clock signal F CLK . These signals are φ 0 , φ 0 , φ VDD , φ VSS , φ I , φ 1 , φ 2 , φ 3 , φ 4 , and UD. 
     Feedback circuit 16 controls the charge packets supplied to integrator 30 from charge packet generator circuit 12 to achieve a charge balance over time. One or more charge packets of a first polarity are supplied when the φ 1  signal closes switch S1 and thus connects capacitor C1 and CL1 through resistor R1 to the - input of integrator 30. Charge packets of opposite polarity are provided to integrator 30 when the φ 2  signal causes switch S2 to be closed. 
     Output circuit 18 receives the φ 1  and φ 2  signals, together with the UD signal from feedback circuit 16. The UD signal is indicative of whether the integrator is changing up or down. Output circuit 18 accumulates counts of packets of opposite polarity by counting either up or down, depending on the UD signal. Based upon the counts, output circuit 18 provides an output to readout circuit 20 which is representative of the sensed parameter, sensed by capacitor sensor 22 (as corrected by linearity capacitors CL1 and CL2). 
     FIGS. 2, 3A and 3B illustrate one preferred embodiment of feedback circuit 16. FIG. 2 is a schematic diagram showing the logic circuitry of feedback circuit 16, while FIGS. 3A and 3B are timing diagrams showing signals generated by feedback circuitry 16 of FIG. 2. 
     As shown in FIG. 2, feedback circuitry 16 includes edge-triggered flipflops 34, 36, 38, 40, 42, 44, 46, 48, 50, and 52; AND gates 54, 56, 58, 60, 62, 64, 66, and 68; NAND gates 70, 72, and 74; and NOR gates 76, 78, 80 and 82. In FIG. 2, internal signals within feedback circuit 16, as well as the input and signals are labelled. These signals are shown in the timing diagrams found in FIGS. 3A and 3B. 
     It has been discovered that the resolution of charge balance feedback circuits of the general type shown in FIG. 1 are limited by several noise problems. To address these problems, resistors R1 and R2 have been added to charge packet generator circuit 12; and switches S5, S6, and S7 have been added to integrating and comparating circuit 14. 
     Resistors R1 and R2 address two different noise problems. The first noise problem can best be understood by considering an embodiment of measurement circuit 10 as a two-wire transmitter, as shown in FIG. 4. In this embodiment, integrating/comparating circuit 14 (FIG. 1), feedback circuit 16, output circuit 18, and switches S1-S4 of generator circuit 12 are incorporated into capacitance to digital (C/D circuit 100 shown in FIG. 4. The output of C/D circuit 100 is a digital signal which is supplied to readout circuit 20. In the embodiment shown in FIG. 4, readout circuit 20 includes microcomputer 102 (which performs ranging and correction functions), control 104, current source 106, feedback resistor R F , voltage regulator 108, terminals 110 and 112, capacitors CP1 and CP2, and resistors RP1 and RP2. 
     Terminals 110 and 112 are connected to a conventional two-wire industrial process control current loop (not shown). The loop current I L  is controlled by measurement circuit 10 as a function of the sensed parameter (in this case, differential pressure sensed by capacitive pressure sensor 22). The digital signal, as corrected by microprocessor 102, is provided to control 104. The operation of current source 106 is controlled by control 104 as a function of the signal from microprocessor 102 and a feedback signal which is representative of the current flowing through feedback resistor R F . 
     The supply voltages V DD  and V SS  are derived by voltage regulator 108 from the signal (I L ) on the two-wire loop. V DD  and V SS  are used to power all of the circuitry of measurement circuit 10, including control 104, microprocessor 102, and C/D circuit 100. 
     Measurement circuit 10 is contained within a transmitter housing 114, which is typically connected to earth-ground. CP1 and RP1 provide a low impedance protection circuit between terminal 112 and transmitter housing 114. Similarly, capacitor CP2 and resistor RP2 form a low impedance protection circuit between V DD  and housing 114. Typically, a ground connection is made between terminal 112 and ground. This ground connection may be made at any location, from the transmitter, back at the control room end of the two-wire current loop. 
     In this particular embodiment, sensor 22 is a capacitive pressure sensor having an electrically conductive, grounded (to housing 114) fluid isolator assembly which is a part of transmitter housing 114, which encloses sensor 22. As a result, stray capacitive coupling, as represented by stray capacitances CS1, CS2, and CS3, is introduced between housing 114 and each of the plates of capacitive pressure sensor 22. 
     Because circuit 10 shown in FIG. 4 is used as a transmitter in a typical industrial environment, it will be exposed to undesired noise which will appear between earth-ground (and therefore housing 114) and the ground to which terminal 112 is attached. For example, in a typical industrial environment, there can be gradients in earth potential from location to location. In addition, noise currents typically flow through earth-ground loops within an industrial installation. These noise currents can be the result, for example, of the operation of electrical motors and the transients caused by operation of relays. In FIG. 4, the effect of this noise is illustrated by a noise generator E N  connected and shown in phantom between housing 114 and V SS . The resulting noise can be coupled through stray capacitances CS1, CS2, and CS3 to capacitor sensor 22 and to C/D circuit 100. This can, in turn, result in currents which affect the accuracy and resolution of measurement circuit 10. 
     One important function of resistances R1 and R2, therefore, is to suppress noise current which would otherwise affect the accuracy of the output of C/D circuit 100. Resistors R1 and R2 are chosen to be high enough to provide effective current limiting for the noise currents which are induced, yet low enough so that the transfer of charge packets from capacitors C1 and C2 and linearity capacitors CL1 and CL2 can be completed within the time intervals of closure of switches S1-S4. 
     Resistors R1 and R2 also address the second noise problem. We have found that rather large spikes are produced due to the square wave nature of the φ 0  and φ 0  signals used to drive the capacitors. In preferred embodiments, C/D circuit 100 is an integrated circuit which has parasitic diodes between its input or bond pads and the supply voltages V DD  and V SS . When a spike is supplied to C/D circuit 100 which exceeds V DD  or falls below V SS , one of the parasitic diodes will conduct charge. In essense, the parasitic diodes act as protection for the remaining circuitry of C/D circuit 100. In this case, however, the conduction of the diode is a result of the transient spike produced when the φ 0  or φ 0  signal switches cause charge to flow to or from the inverting (-) input of integrator 30. This flow of charge represents an error which affects the accuracy of the measurement provided by measurement circuit 10. 
     Resistors R1 and R2 limit the transient spikes produced when the φ 0  and φ 0  signals change state. By limiting the spikes to a magnitude which will not cause the parasitic diodes at the inputs of C/D circuit 100 to break down, there will be no charge leakage and, therefore, a source of inaccuracy in the measurement is eliminated. Alternatively, this second noise problem can also be improved by inserting resistors between the φ 0  φ 0  lines and C1, C2, CL1, CL2. 
     A third noise problem is addressed by measurement circuit 10 of FIG. 1 by the use of switches S5, S6, S7 together with a dual level comparator formed by comparator 32 and resistors R3 and R4. The use of resistors R3 and R4 give comparator 32 a hysteresis characteristic so that comparator 32 is less sensitive to small noises at its input. In one preferred embodiment of the present invention, V REF  is approximately midway between V DD  and V SS , and resistors R3 and R4 establish an upper threshold level of V REF  plus 100 millivolts and a lower threshold of V REF  minus 100 millivolts. This provides a total of about 200 millivolts hysteresis in the operation of comparator 32. 
     Switches S5, S6, and S7 allow the inverting (-) input of comparator 32 to be multiplexed. Depending on which switch is closed, comparator 32 can receive the integrator output signal V I , supply voltage V DD , or supply voltage V SS . 
     When switch S6 is closed, supply voltage V DD  is applied to the minus input of comparator 32. This causes the output of comparator to go LO. By virtue of resistors R3 and R4, this sets the threshold level at the + input of comparator 32 at its low threshold level. 
     When switch S7 is closed, supply voltage V SS  is supplied to the minus input of comparator 32. V SS  is below the low threshold level of comparator 32, therefore the output of comparator 32 goes high. This causes the high threshold level to be applied to the + input of comparator 32. 
     When S5 is closed, the output of integrator 30 is applies to the - input of comparator 32. Because the output of integrator 30 could be any potential, it is possible that the integrator output could place comparator 32 in a low overdrive situation where there are several millivolts or less of potential between the - and + inputs and in that case, comparator 32 has an indeterminate response. In worst case, comparator 32 could actually oscillate with an input which creates a very low overdrive situation. The oscillation depends upon parasitic factors associated with comparator 32. In any case, it is undesirable to have comparator 32 oscillate, because an oscillation at the output of comparator 32 constitutes a noise source which can be fed back through feedback circuit 16 to cause noise at the input of integrator 30. 
     There is a period in the integration process which is the &#34;critical time&#34;. This &#34;critical time&#34; is the instant when switch S1 or S2 is opened, because that is when the measurement charge is effectively sampled onto integrating capacitor C I . Anything that disturbs integrator 30 during the critical time will cause a measurement error. It is desirable, therefore, that the entire measurement circuit 10 be very &#34;quiet&#34; during the critical time. By proper timing of the actuation of switches S5, S6, and S7, it is possible to ensure that comparator 30 is stable during the critical time. 
     The timing of the various signals produced by feedback circuit 16 is shown in FIGS. 3A and 3B. It can be seen that signals φ 0 , φ VDD , and φ VSS  do not overlap in time (see FIG. 3A). 
     The particular switch S6 or S7 which is used to set the output and the threshold level of comparator 32 prior to switch S5 being closed depends upon whether the integration in integrator 30 is of charge packets delivered through switch S1 or charge packets delivered through switch S2. 
     In the preferred embodiment which has been illustrated, a negative integration takes place when φ 0  is high, and a positive integration occurs when φ 0  is low. In the case of a positive integration, comparator 32 is set to have a low output, so that comparator 32 is determining whether the integrator output V I  is stablilized above the lower threshold level. In the case of a negative integration, the output of comparator 32 is set high so that V I  is compared with the upper reference level to determine whether V I  has stablized below the upper reference level. 
     With the use of switches S5, S6, and S7 (together with adjustable hysteresis in comparator 32 through resistors R3 and R4), the present invention ensures more stable and therefore more accurate operation of measurement circuit 10. This addresses the third noise problem which is caused by undesired oscillation of the output of the comparator during the &#34;critical time&#34; of charge transfer to integrator 30. 
     Although the present invention has been described with reference to preferred embodiments, workers skilled in the art will recognize that changes may be made in form and detail without departing from the spirit and scope of the invention. For example, although the present invention has been described in the context of a particular charge balance feedback type circuit, the improvements provided by the present invention are applicable to a variety of different circuits, including other circuits of this general type described in the two previously mentioned copending patent applications.