Abstract:
A variable capacitor is provided. The variable capacitor includes a plurality of capacitor segments. The plurality of capacitor segments are connected in parallel within the variable capacitor. When a plurality of candidate capacitances allowable to the variable capacitor according to a connection state of the plurality of capacitor segments connected in parallel are sorted in a magnitude sequence, the plurality of candidate capacitances form a geometric series. The variable capacitor is used for a Voltage Controlled Oscillator (VCO), and the VCO is used for a Phase Locked Loop (PLL).

Description:
PRIORITY 
       [0001]    This application claims the benefit under 35 U.S.C. §119(a) of a Korean patent application filed on Jan. 30, 2012 in the Korean Intellectual Property Office and assigned Serial No. 10-2012-0008866, the entire disclosure of which is hereby incorporated by reference. 
       BACKGROUND OF THE INVENTION 
       [0002]    1. Field of the Invention 
         [0003]    The present invention relates to a Voltage Controlled Oscillator (VCO). More particularly, the present invention relates to a VCO for determining an output frequency by controlling a capacitor value in a cardinal manner. 
         [0004]    2. Description of the Related Art 
         [0005]    A VCO is a device for outputting a frequency that depends on an externally applied voltage. The VCO is primarily used for an analog sound synthesis apparatus, a mobile communication terminal, and the like. The VCO used for a sound synthesis apparatus generates a sine wave, a sawtooth wave, a pulse wave, a square wave, a triangle wave, and the like to generate a basic sound. The VCO is used for a Phase Locked Loop (PLL) module in a mobile communication terminal to serve as a local oscillator for converting a frequency into a Radio Frequency (RF) or an Intermediate Frequency (IF). 
         [0006]    The VCO includes an inductor (L), a capacitor (C), and a negative-gm unit. In an LC-VCO, for realizing negative-gm, an N-type Metal-Oxide-Semiconductor (NMOS) transistor and a P-type Metal-Oxide-Semiconductor (PMOS) transistor are connected in a cross-coupled pair. Because the LC-VCO can obtain a negative-gm that is twice greater than a structure that uses only an NMOS, power consumption may be reduced. 
         [0007]    In addition, in an LC-VCO circuit, a resonance frequency has a value inversely proportional to √{square root over (LC)}. According to the related art, an inductor is fixed as a constant, and an output frequency is controlled by changing a capacitor value. A frequency range is set using a capacitor band having a binary structure and a switch device, and a fine frequency control is performed using a varactor diode, and the like. 
         [0008]    According to the related art, a frequency of a VCO in a wireless terminal corresponds to a log scale. The frequency of the VCO is proportional to 1/√{square root over (LC 0 )} depending on a digital code (k) and changes non-linearly in the log scale. 
         [0009]      FIG. 1  is a graph illustrating a frequency of a voltage controlled oscillator that depends on a digital code according to the related art. 
         [0010]    Referring to  FIG. 1 , an x axis represents a digital code value determining a capacitor value, and a y axis represents an output frequency of a VCO that depends on a capacitor value which varies according to a digital code value. 
         [0011]      FIG. 1  illustrates an example in which when the digital code changes from 1 to 256, a frequency of a VCO changes by 0.1˜3 GHz. As illustrated in  FIG. 1 , as a digital code increases, the frequency of the VOC decreases non-linearly in the log scale. 
         [0012]    Assuming that a digital control code is k and a capacitor minimum unit is C 0 , capacitance of a capacitor bank becomes kC 0 , and accordingly the frequency of the VCO has a value proportional to 1/√{square root over (kC 0 )}. Because capacitance change of a varactor diode is less than 100 ff, a minimum unit C 0  should be smaller than 100 ff, and a capacitor band of about 16 bits is required to have a range controlling all of 0.7˜3 GHz which are commercial wireless terminal frequencies. However, when a capacitor band becomes 16 bits, a phase noise characteristic is deteriorated very much by parasitic capacitance by a switch device. In addition, accuracy is lowered by a capacitor band change of 216. Therefore, a circuit is designed using two or more VCOs that depend on a frequency range so that the controller is controlled depending on a 7˜8-bit control code. 
         [0013]    However, because two or more VCOs are used, a circuit area increases at least twofold. Consequently, manufacturing costs increase and power efficiency of the circuit is reduced. 
         [0014]    Therefore, a need exists for an apparatus, system and method for providing a VCO circuit that effectively controls a frequency via a capacitor bank whose frequency range linearly corresponds to dB unit given as a log scale. 
         [0015]    The above information is presented as background information only to assist with an understanding of the present disclosure. No determination has been made, and no assertion is made, as to whether any of the above might be applicable as prior art with regard to the present invention. 
       SUMMARY OF THE INVENTION 
       [0016]    Aspects of the present invention are to address at least the above-mentioned problems and/or disadvantages and to provide at least the advantages described below. Accordingly, an aspect of the present invention is to provide a Voltage Controlled Oscillator (VCO) circuit that can effectively control a frequency via a capacitor bank whose frequency range linearly corresponds to dB unit given as a log scale. 
         [0017]    In accordance with an aspect of the present invention, a variable capacitor is provided. The variable capacitor includes a plurality of capacitor segments connected in parallel within the variable capacitor, wherein when a plurality of candidate capacitances allowable to the variable capacitor according to a connection state of the plurality of capacitor segments connected in parallel are sorted in a magnitude sequence, the plurality of candidate capacitances form a geometric series. 
         [0018]    In accordance with another aspect of the present invention, a VCO is provided. The VCO includes a resonance circuit in which an inductor and a variable capacitor are connected in parallel to oscillate a frequency, and first and second amplifier circuits for amplifying an oscillation frequency output from the resonance circuit, wherein capacitance of the variable capacitor is controlled exponentially according to a digital code. 
         [0019]    In accordance with another aspect of the present invention, a Phase Locked Loop (PLL) is provided. The PLL includes a phase comparator for measuring a phase difference between a phase of an input signal and a phase of a signal fed back from a VCO to output a voltage proportional to the phase difference, a low pass filter for removing a high frequency component of a phase difference between two signals output from the phase comparator and for outputting a control voltage for reducing the phase difference, and the VCO for oscillating a frequency according to the control voltage from the low pass filter, wherein the VCO linearly controls the frequency according to a digital code corresponding to the control voltage. 
         [0020]    Other aspects, advantages, and salient features of the invention will become apparent to those skilled in the art from the following detailed description, which, taken in conjunction with the annexed drawings, discloses exemplary embodiments of the invention. 
     
    
     
       BRIEF DESCRIPTION OF THE DRAWINGS 
         [0021]    The above and other aspects, features, and advantages of certain exemplary embodiments of the present invention will be more apparent from the following description taken in conjunction with the accompanying drawings in which: 
           [0022]      FIG. 1  is a graph illustrating a frequency of a voltage controlled oscillator that depends on a digital code according to the related art; 
           [0023]      FIG. 2  is a circuit diagram illustrating a Voltage Controlled Oscillator (VCO) for exponentially controlling a capacitor value determining a frequency according to an exemplary embodiment of the present invention; 
           [0024]      FIG. 3  is a view illustrating a variable capacitor bank exponentially controlled according to an exemplary embodiment of the present invention; 
           [0025]      FIG. 4  is a block diagram illustrating a Phase Locked Loop (PLL) module according to an exemplary embodiment of the present invention; and 
           [0026]      FIG. 5  is a graph illustrating a frequency relation between a digital code and a VCO determining a variable capacitor value according to an exemplary embodiment of the present invention. 
       
    
    
       [0027]    Throughout the drawings, like reference numerals will be understood to refer to like parts, components and structures. 
       DETAILED DESCRIPTION OF EXEMPLARY EMBODIMENTS 
       [0028]    The following description with reference to the accompanying drawings is provided to assist in a comprehensive understanding of exemplary embodiments of the invention as defined by the claims and their equivalents. It includes various specific details to assist in that understanding but these are to be regarded as merely exemplary. Accordingly, those of ordinary skill in the art will recognize that various changes and modifications of the embodiments described herein can be made without departing from the scope and spirit of the invention. In addition, descriptions of well-known functions and constructions are omitted for clarity and conciseness. 
         [0029]    The terms and words used in the following description and claims are not limited to the bibliographical meanings, but, are merely used by the inventor to enable a clear and consistent understanding of the invention. Accordingly, it should be apparent to those skilled in the art that the following description of exemplary embodiments of the present invention are provided for illustration purpose only and not for the purpose of limiting the invention as defined by the appended claims and their equivalents. 
         [0030]    It is to be understood that the singular forms “a,” “an,” and “the” include plural referents unless the context clearly dictates otherwise. Thus, for example, reference to “a component surface” includes reference to one or more of such surfaces. 
         [0031]    Hereinafter, a Voltage Controlled Oscillator (VCO) for determining an output frequency by controlling a capacitor value in a cardinal manner is described. 
         [0032]      FIG. 2  is a circuit diagram illustrating a Voltage Controlled Oscillator (VCO) for exponentially controlling a capacitor value determining a frequency according to an exemplary embodiment of the present invention. 
         [0033]    Referring to  FIG. 2 , the VCO  200  includes a resonance circuit  220  for oscillating a frequency that depends on first and second control voltages V C1  and V C2 , and first and second amplifier circuits  210  and  230  for differentially amplifying an oscillation frequency output from the resonance circuit  220 . 
         [0034]    The first amplifier circuit  210  includes first and second PMOS transistor PM 1  and PM 2 , and the second amplifier circuit  230  includes first and second NMOS transistors NM 1  and NM 2 . The resonance circuit  220  includes a variable capacitor  222  and an inductor  224  connected in parallel. 
         [0035]    A connection relation of each element is described below in more detail. 
         [0036]    The first PMOS transistor PM 1  is connected between a power voltage VOD and a first node N 1 , and the second PMOS transistor PM 2  is connected between the power voltage VDD and a second node N 2 . Also, the resonance circuit  220  including the variable capacitor  222  and the inductor  224  is connected between the first node N 1  and the second node N 2 . 
         [0037]    The first NMOS transistor NM 1  is connected between the first node N 1  and a third node N 3 , and the second NMOS transistor NM 2  is connected between the second node N 2  and the third node N 3 . Also, a bias current is supplied between the third node N 3  and a ground terminal GND. 
         [0038]    According to exemplary embodiments of the present invention, the first PMOS transistor PM 1  and the second PMOS transistor PM 2  are cross-coupled with the second NMOS transistor NM 2  and the first NMOS transistor NM 1 , respectively, which is described below specifically. 
         [0039]    A drain terminal of the first NMOS transistor NM 1  is connected to a gate terminal of the second PMOS transistor PM 2 , and a drain terminal of the second NMOS transistor NM 2  is connected to a gate terminal of the first PMOS transistor PM 1 . Also, a drain terminal of the first PMOS transistor PM 1  is connected to a gate terminal of the second NMOS transistor NM 2 , and a drain terminal of the second PMOS transistor PM 2  is connected to a gate terminal of the first NMOS transistor NM 1 . 
         [0040]    For example, the first NMOS transistor NM 1  and the second NMOS transistor NM 2  are cross-coupled with the second PMOS transistor PM 2  and the first PMOS transistor PM 1 , respectively, via the resonance circuit  220 . 
         [0041]    The voltage controlled oscillator  200  according to exemplary embodiments of the present invention having the above construction generates resonance via the resonance circuit  220  including the inductor  222  and the variable capacitor  224  depending on an input voltage, and outputs a frequency corresponding to the input voltage. A value of the variable capacitor  222  is controlled exponentially, and a resonance frequency is determined depending on a value of the variable capacitor  222 . 
         [0042]    The exponentially controlled variable capacitor  222  is described below in detail with reference to  FIG. 3 . 
         [0043]    The following exemplary embodiment of the present invention illustrates a case in which capacitance of a unit capacitor changes exponentially up to 420 times depending on a 3-bit digital code. This dynamic range is a range that is realizable when 9 bits are used in the case in which a binary capacitor bank according to the related art is used. 
         [0044]    Exemplary embodiments of the present invention include a capacitor bank structure that can exponentially increase a gain with respect to a digital code of N bits equal to or greater than 2 bits. Exemplary embodiments of the present invention are described using an example of an operation with a 3-bit digital control code of b 0 , b 1 , and b 2 . 
         [0045]      FIG. 3  is a view illustrating a variable capacitor bank exponentially controlled according to an exemplary embodiment of the present invention. 
         [0046]    Referring to  FIG. 3 , the variable capacitor includes a plurality of capacitor segments and a plurality of switch segments determining connection of the plurality of capacitor segments. Switching of a first switch device is connected by a first bit of the 3-bit digital code, switching of a second switch device is connected by a second bit of the 3-bit digital code, and switching of a fourth switch device is connected by a third bit of the 3-bit digital code. Also, switching of a third switch device is connected by a result of an AND operation of the first bit and the second bit of the digital code, switching of a fifth switch device is connected by a result of an AND operation of the first bit and the third bit of the digital code, switching of a sixth switch device is connected by a result of an AND operation of the second bit and the third bit of the digital code, and switching of a seventh switch device is connected by a result of an AND operation of the first bit, the second bit, and the third bit of the digital code. 
         [0047]    According to exemplary embodiments of the present invention, with respect to a digital code k, a synthesized capacitance capacity may be generalized by Equation (1). 
         [0000]    
       
         
           
             
               
                 
                   
                     C 
                     total 
                   
                   = 
                   
                     
                       C 
                       0 
                     
                     · 
                     
                       10 
                       
                         
                           k 
                           
                             2 
                             N 
                           
                         
                          
                         Z 
                       
                     
                   
                 
               
               
                 
                   ( 
                   1 
                   ) 
                 
               
             
           
         
       
     
         [0000]    where C 0  is a unit capacitance for a digital code=0, N is the number of bits representing a digital code, and Z is a compression constant determining capacitance between two digital codes. For example, a compression constant Z determines a difference between capacitance for a first digital code value and capacitance for a second digital code value. 
         [0048]    An exemplary embodiment of the present invention sets N=3 and Z=3. 
         [0049]    In the case in which a digital code input is 0 (b 2 b 1 b 0 =000), only a basically connected upper unit capacitor is connected, so that a synthesized capacitance becomes C. At this point, all of the first switch device to the seventh switch device are turned off 
         [0050]    In the case in which the digital code is 1 (b 2 b 1 b 0 =001), capacitors are connected via a switch device b 0 , so that capacitance becomes 2.37 C (e.g., synthesized capacitance=C+1.37 C). At this point, only the first switch device is turned on and the rest of the switch devices are turned off 
         [0051]    In the case in which the digital code is 2 (b 2 b 1 b 0 =010), a switch device b 1  is turned on, so that a synthesized capacitance becomes 5.63 C (e.g., synthesized capacitance=C+4.63 C). At this point, only the second switch device is turned on and the rest of the switch devices are turned off 
         [0052]    In the case in which the digital code is 3 (b 2 b 1 b 0 =011), both switch devices b 0  and b 1  are turned on, so that a synthesized capacitance becomes 13.34 C (e.g., synthesized capacitance=C+1.37 C+4.63 C+6.34 C). At this point, the first switch device, the second switch device, and the third switch device are turned on, and the fourth switch device to the seventh switch device are turned off. The third switch device is switched by a result of an AND operation of a first bit (b 0 ) and a second bit (b 1 ). For example, the third switch device is turned on only when both b 0  and b 1  are 1. 
         [0053]    In the case in which the digital code is 4 (b 2 b 1 b 0 =100), a switch device b 2  is turned on, so that a synthesized capacitance becomes 31.6 C (e.g., synthesized capacitance=C+30.6 C). At this point, only the fourth switch device is turned on and the rest of the switch devices are turned off 
         [0054]    In the case in which the digital code is 5 (b 2 b 1 b 0 =101), b 0  and b 2  are turned on, so that a synthesized capacitance becomes 74.87 C (e.g., synthesized capacitance=C+1.37 C+30.6 C+41.9 C). At this point, only the first switch device and the fourth switch device are turned on and the rest of the switch devices are turned off 
         [0055]    In the case in which the digital code is 6 (b 2 b 1 b 0 =110), b 1  and b 2  are turned on, so that a synthesized capacitance becomes 177.93 C (e.g., synthesized capacitance=C+4.63 C+30.6 C+141.7 C). At this point, the second switch device, the fourth switch device, and the sixth switch device are turned on, and the rest of the switch devices are turned off. The sixth switch device is switched by a result of an AND operation of the second bit (b 1 ) and the third bit (b 2 ). For example, the sixth switch device is turned on only when both b 1  and b 3  are 1. 
         [0056]    In the case in which the digital code is 7 (b 2 b 1 b 0 =111), all of the switch devices are turned on, so that a synthesized capacitance becomes 421.7 C (e.g., synthesized capacitance=C+1.37 C+4.63 C+6.34 C+30.6 C+41.9 C+141.7 C+194 C). At this point, all of the first switch device to the seventh switch device are turned on. Here, the seventh switch device is switched by a result of an AND operation of the first bit (b 0 ), the second bit (b 1 ), and the third bit (b 2 ). For example, the seventh switch device is turned on only when all of b 0 , b 1 , and b 2  are 1. 
         [0057]    This may be generalized below. In case in which k=4×b 2 +2×b 1 +b 0 , a synthesized capacitance is expanded using a Taylor series, and when b 2 N=b 2 , b 1 N=b 1 , and b 0 N=b 0  are input with consideration of a fact that all of b 2 , b 1 , and b 0  are 1 or 0, Equation (2) is obtained. 
         [0000]    
       
         
           
             
               
                 
                   
                     
                       
                         
                           C 
                           total 
                         
                         = 
                           
                          
                         
                           C 
                           × 
                           
                             10 
                             
                               kZ 
                               / 
                               
                                 2 
                                 N 
                               
                             
                           
                         
                       
                     
                   
                   
                     
                       
                         = 
                           
                          
                         
                           C 
                           × 
                           
                             10 
                             
                               
                                 
                                   ( 
                                   
                                     
                                       4 
                                       × 
                                       b 
                                        
                                       
                                           
                                       
                                        
                                       2 
                                     
                                     + 
                                     
                                       2 
                                       × 
                                       b 
                                        
                                       
                                           
                                       
                                        
                                       1 
                                     
                                     + 
                                     
                                       b 
                                        
                                       
                                           
                                       
                                        
                                       0 
                                     
                                   
                                   ) 
                                 
                                  
                                 
                                   Z 
                                   / 
                                   
                                     2 
                                     N 
                                   
                                 
                               
                                
                               
                                   
                               
                             
                           
                         
                       
                     
                   
                   
                     
                       
                         = 
                           
                          
                         
                           C 
                           × 
                           
                             ( 
                             
                               1 
                               + 
                               
                                 
                                   k 
                                   · 
                                   ln 
                                 
                                  
                                 
                                     
                                 
                                  
                                 
                                   10 
                                   · 
                                   
                                     Z 
                                     / 
                                     
                                       2 
                                       N 
                                     
                                   
                                 
                               
                               + 
                               
                                 
                                   
                                     ( 
                                     
                                       
                                         k 
                                         · 
                                         ln 
                                       
                                        
                                       
                                           
                                       
                                        
                                       
                                         10 
                                         · 
                                         
                                           Z 
                                           / 
                                           
                                             2 
                                             N 
                                           
                                         
                                       
                                     
                                     ) 
                                   
                                   2 
                                 
                                 / 
                                 
                                   2 
                                   ! 
                                 
                               
                               + 
                             
                           
                         
                       
                     
                   
                   
                     
                       
                           
                          
                         
                           
                             
                               
                                 ( 
                                 
                                   
                                     k 
                                     · 
                                     ln 
                                   
                                    
                                   
                                       
                                   
                                    
                                   
                                     10 
                                     · 
                                     
                                       Z 
                                       / 
                                       
                                         2 
                                         N 
                                       
                                     
                                   
                                 
                                 ) 
                               
                               3 
                             
                             / 
                             
                               3 
                               ! 
                             
                           
                           + 
                           … 
                         
                       
                     
                   
                   
                     
                       
                         = 
                           
                          
                         
                           
                             C 
                              
                             
                               ( 
                               
                                 1 
                                 + 
                                 
                                   1.37 
                                   × 
                                   b 
                                    
                                   
                                       
                                   
                                    
                                   0 
                                 
                                 + 
                                 
                                   4.63 
                                   × 
                                   b 
                                    
                                   
                                       
                                   
                                    
                                   1 
                                 
                                 + 
                                 
                                   6.34 
                                   × 
                                   b 
                                    
                                   
                                       
                                   
                                    
                                   0 
                                    
                                   b 
                                    
                                   
                                       
                                   
                                    
                                   1 
                                 
                               
                               ) 
                             
                           
                           × 
                         
                       
                     
                   
                   
                     
                       
                           
                          
                         
                           ( 
                           
                             1 
                             + 
                             
                               30.6 
                               × 
                               b 
                                
                               
                                   
                               
                                
                               2 
                             
                           
                           ) 
                         
                       
                     
                   
                 
               
               
                 
                   ( 
                   2 
                   ) 
                 
               
             
           
         
       
     
         [0058]    As illustrated in Equation (2), when a capacitor bank increases exponentially, a reciprocal of a square root of a capacitor bank capacity also has an exponential characteristic. Therefore, the capacitor bank becomes a structure that increases or decreases exponentially depending on a digital code so that the capacitor bank may be linear to a log scale. 
         [0059]      FIG. 4  is a block diagram illustrating a Phase Locked Loop PLL module according to an exemplary embodiment of the present invention. 
         [0060]    Referring to  FIG. 4 , the PLL module includes a phase comparator  400 , a loop filter  410 , and a Voltage Controlled Oscillator (VCO). 
         [0061]    The phase comparator  400  measures a difference between a phase of a received input signal and a phase of a signal fed back from the Voltage Controlled Oscillator (VCO) so as to output a voltage that is proportional to the phase difference to the loop filter  410 . 
         [0062]    The loop filter  410  is a low pass filter and removes a high frequency component of the phase difference between the two signals output from the phase comparator  400 , and provides a control voltage for reducing the phase difference to the VCO. 
         [0063]    The VCO generates a frequency that depends on a control voltage from the loop filter  410 . For example, a variable capacitor value such as the variable capacitor value generated by the variable capacitor bank of  FIG. 3  is removed exponentially depending on a control voltage from the loop filter  410 , so that a resonance frequency is determined. 
         [0064]    A PLL operation is described. A phase difference detected by the phase comparator  400  changes to a DC voltage via a low pass filter, and is provided to the VCO. The VCO includes the resonance circuit including the inductor and the variable capacitor, so that when a DC voltage corresponding to the phase difference is input, capacitance of the variable capacitor changes to generate an oscillation frequency change by an LC resonance circuit. Therefore, an output frequency fixed at the phase of an input reference frequency is generated. 
         [0065]      FIG. 5  is a graph illustrating a frequency relation between a digital code and a VCO determining a variable capacitor value according to an exemplary embodiment of the present invention. 
         [0066]    Referring to  FIG. 5 , an example of controlling frequencies of 0.01˜3 GHz using control codes of digital codes  1  to  16  is illustrated. In  FIG. 5 , a frequency can be controlled using a 4-bit control code rather than an 8-bit control code of  FIG. 1 , and a frequency range becomes ten times in terms of a log scale. As described above, a frequency efficiency may be maximized via a capacitor bank control linear to the log scale. 
         [0067]    As described above, exemplary embodiments of the present invention have an advantage of increasing a frequency control range without increasing the number of control code bits by controlling a frequency control of the VCO exponentially depending on a digital code. For example, the frequency control of the VCO is controlled such that the frequency varies linearly with respect to a log scale. 
         [0068]    Also, exemplary embodiments of the present invention have an advantage of not only reducing manufacturing costs by efficiently controlling digital information to reduce a circuit area, but also raising a Quality factor of the VCO by reducing a side effect by parasitic capacitance and parasitic resistance of a switch device with respect to a wide operation range. 
         [0069]    While the invention has been shown and described with reference to certain exemplary embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention as defined by the appended claims and their equivalents.