Abstract:
There is disclosed a multi-screen generating circuit capable of freely displaying on a main screen a plurality of multi-screens corresponding to 4 sub-screens, 9 sub-screens, 13 sub-screens and 16 sub-screens according to size of the main screen, the circuit also being capable of giving free choices in selecting any type of multi-screens regardless of the number of broadcasting channels which may differ from one region to another. The inventive subject to carry out the object of the invention includes: a command decoder 10, an address signal generator 20, a writing reference signal generation circuti(WRS) 30, a writing display controller 140, an analog-to-digital clock generator 188, a first multiplexer 60, a serial-parallel converter 50(SPC) 50, a write timing generator 70, a read timing generation circuit 80, a latch section 90, and a data multiplexer 100.

Description:
This is a continuation of application Ser. No. 07/387,501 filed on Jul. 31, 1989, now abandoned. 
    
    
     BACKGROUND OF THE INVENTION 
     The present invention relates to a digital video signal processing circuit in a color television set(CTV) and a video tape recorder(VTR), specifically to a multi-screen generation circuit capable of displaying 4 to 16 different picture sources in multi-screen of a common monitor at a user&#39;s choice depending on size of the monitor and provides free choices of broadcasting channels when used in a multi-channel mode, in which the number of channels may differ from one region to another. 
     In general, the CTV and the, i.e. the VTR products, which employ a new technology of displaying multi-screen on a single monitor, are being introduced in Europe, America and Japan. The multi-screen can provide different types of screens, such as 4-screen, 9-screen, 12-screen or 16-screen, on one monitor; a multi-screen CTV may have one or more of these types depending on manufacturer. 
     However, in conventional multi-screen CTV, as screen type(s) are fixed to one or two of either 4-screen, 9-screen, 2-screen, or 16-screen mode, not only has the choice of multi-screens been very limited to the size of the monitor, but also screen scroll processing has been impossible. 
     OBJECT OF THE INVENTION 
     Therefore, it is an object of the present invention to provide a circuit capable of freely displaying on a main screen multi-screen sources corresponding to 4 sub-screens, 9 sub-screens, 13 sub-screens and 16 sub-screens according to size of the main screen. 
     It is another object of the present invention to provide a circuit capable of giving free choices in the number of channels regardless of the number of broadcasting channels which may differ from one region to another in case of using multi-channel. 
    
    
     BRIEF DESCRIPTION OF THE ATTACHED DRAWINGS 
     For a better understanding of the invention and to show how the same may be carried into effect, reference will now be made, by way of example, to the accompanying diagrammatic drawings, in which: 
     Figure ; is a system block diagram according to the present invention; 
     FIG. 2 is a diagrammatic block diagram according to the present invention; 
     FIG. 3 is a detailed circuit diagram of analog-to-digital clock generator 188 of FIG. 2 according to the present invention; 
     FIG. 4 is an operation timing diagram of FIG. 3 according to the present invention; 
     FIG. 5 is a counting state diagram of FIG. 3 according to the present invention; 
     FIG. 6 is a detailed circuit diagram of a writing display controller 140 of FIG. 2 according to the present invention; 
     FIG. 7 is a diagram of waveforms generated in said writing display controller 140 of FIG. 6 according to the present invention; and 
     FIG. 8 is a diagram of actual composition of the multi-screens according to the present invention. 
    
    
     DETAILED DESCRIPTION OF THE INVENTION 
     Hereinafter the present invention is described in detail with reference to the attached drawings. 
     FIG. 1 is a system block diagram illustrating that video input signals are divided into R-Y, B-Y signals in a demodulator(DMR), that and Y signal is divided in color difference signal trapper(CDT), by trapping of fsc signals and that a controller receives serial control signals and system clear signal concerning a display mode generated from a microprocessor MICOM 16 and generates sampling clock signals(ADCLK, DACLK) according to output of a plurality of digital-to-analog converter (D/A) and an analog-to-digital converter. Digitized data of said analog-to-digital converter(A/D) is processed through the controller and stored in a plurality of dual-port memories DMI through DM5 according to the display mode selection data. Then, video signals for the multi-screen stored in dual-port memories DMI through DM5 are read out, analogized in the digital-to-analog converter DA1 through DA3, synchronized in burst gate pulses of the controller and encoded in an encoder, so that synthesized video signals are made to configure the entire multi-screen. 
     Referring to FIG. 2, the block diagram of the present invention includes a command decoder 10 that receives a vertically synchronous signal V sync from synchronous signal generator(SYN) 1 and multi-screen mode command data together withserial control signals and system clear signal through the line 11-14 generated from said MICOM of FIG. 1, and after decoding them, generates display mode selection data 4p, 9p, 13p, 16p signals address signal generator 20 that includes row/column writing and row/column reading address signal generation circuits (ASG) 21-24 which divide image data for displaying a number of multi-screen modes into each domain of the screen and generates writing address signals which are applied into dual-port memories (DM1-DM5) of FIG. 1 for reading/writing operation; a writing reference signal generation circuit(WRS) 30 that transmits a vertically/horizontally synchronous signal, which is generated in the synchronous signal generator 1, and reading reference signal corresponding with writing after receiving display mode data from the command decoder 10; a write picture controller 140 that receives vertically synchronous signal Vsync from the synchronous signal generator 1 and displays mode data of the command decoder 10, then designates row/column writing address signal generators 21, 22 of the address signal generator 20 to be written with display mode data and controls the address generation of data to write; an analog-to-digital clock generator(A/D CLK) 188 that receives horizontally synchronous signals generated from video signals of the synchronous signal generator 1 together with signals of 4×3.58 MHz of a basic clock terminal (4 fsc) and display mode data of the command decoder 10, then demultiplies respectively the 4×3.58 MHz clock signal according to the 1, 4, 9, 13, 16 screens(lp, 4p, 9 p, 13p, 16p) selections and generates the clock signals of analog-to-digital converter of FIG. 1; a first multiplexer 60 that multiplexes address signals generated from the address signal generator 20 according to control and then applies it as address data to dual port memories DMI through DM5 of Figure 1; a serial-parallel converter (SPC) 50 that produces a digitized signal of the video signals by control of the dual port memories DMI through DM5, and serial luminance data and color data after converting to parallel luminance data to a first and a second luminance(YA, YB) terminal and a color terminal(CC) under the control of the serial-parallel converter 50; a write timing generator 70 that receives sampling clock signals (AD Clk) for digitizing video signals according to display mode selection of the analog-to-digital clock generator 188, and dual-port memory write-enable (MWE) signal and write- begin signals (WRB) of the writing reference signal generator 30, then generates control clock(CONCK) for first and second luminances signals selection of the serial-parallel converter 50 together with address switching and data transmission signals of a first multiplexer MUX1 60, and also generates a DT data transfer signal (DT) which runs a transmission control to R/CAS (Row/column Address Strobe), WE(Write Enable) of the dual-port memories and the register of a serial port; a read timing generation circuit 80 that receives horizontally synchronous signals (Esync) of the synchronous signal generator 1 and signals of reference clock section (4fsc), generates burst gate pulses of FIG. 1 and clock signals (DA CLK) of the digital-to-analog converter (D/A) and then generates serial clock signals (SC) and control clock(CONCK) signals according to data read; a latch section 90 that outputs multi-screen data from addresses designated by generation of row/column reading address generation circuits 23, 24 of the address signal generator 20 according to a signal of serial clock (SC) column(SC) of read timing generation circuit 80, and then latches according to first and second luminances YA, YB and color C based on clock signals; and a data multiplexer 100 that multiplexing data of the latch section according to control clock of the read timing generation circuit(80) and then outputs to digital-to-analog converter D/A of FIG. 1. 
     FIG. 3 is a detailed circuit diagram of analog-to-digital clock generator 188 of Figure 2 of the present invention, in which: when a reset terminal (RESET) 41, a reference clock(4fsc) terminal 42, a horizontally synchronous signal terminal 43, and first through third display mode selection(9p, 4p, 16p) terminals 44, 45, 46 are connected to the command decoder 10 and, through the reset terminal 41, output that passed through invertors(N11, N12) and output of the horizontally synchronous signal terminal 43 is entered to AND gate AN11, output of AND gate AN 11 is entered into D-flip/flop DF11; and DF12, then the entire system is initialized; the first display selection terminal 44 is connected to the input port of NAND gate NA11 and through invertor N13, to input port of NAND gate 12; each output port of NAND gates NA11 through NA12 is connected to an input port of NAND gate NA13 and the output port of said NAND gate NA13 is connected to data port D of D-flip/flop DF11, whose output port Q is connected to an input port of NAND gate NA15 and an exclusive OR gate EX011; output port Q of D-flip-flop DF11 is connected to NAND gates NA11 and NA12 the output port of exclusive OR gate EXO11 is connected through the invertor N13 to data port D of a D-flip/flop DF12, whose output port Q then is connected to exclusive OR gate EX011 and NAND gate NA14; output port Q of DF12 is connected to the input port of NAND gate NA11 and first and second display mode selection terminals 44, 45 are connected to input ports of OR gate OR11, whose output port and third display mode selection terminal 46 are connected to input ports of NOR gate NOR12; the output port of OR gate OR11 and NOR gate NOR12 are connected to input ports of NAND gates NA15, NA16, respectively; and the output of NAND gates NA14 through NA16 generate, through a NAND gate NA17 to a clock output terminal 47, a signal which converts analog video signals to digital signals in accordance with a multi-screen mode selection. 
     FIG. 4 is an operation timing diagram of FIG. 3 according to the present invention, in which: (4a) waveform is a reference clock terminal 42 input signal(4fsc), (4b) waveform is an input signal of reset terminal 41 or horizontally synchronous signal of terminal 43, (4c) waveform is an output signal of the NAND gate NA17 if 9-screen mode is being written when logic of first through third display selection terminals 44, 45, 46 are high, low, low, respectively, (4d) waveform is an output signal of the NAND gate NA17 when 4-screen mode or 13th screen of 13-screen display is written when, in an input logic of first through third display mode selection terminals 44, 45, 46, the terminal 45 part is &#34;high&#34; and terminals 44, 46 are &#34;low&#34;. (4e) waveform is an output signal of the NAND gate NA17 when 16 screen mode or if first through twelfth screens of 13-screen are written when, in an input logic of first through third display mode selection terminal 44, 45, 46, terminals 46 is &#34;high&#34;, and the terminal 44, 45 are &#34;low&#34;. 
     FIG. 5 is a diagram of shifts of counting state which is generated in output ports Q of the D-flip-flops DF11, DF12 of FIG. 3 of the present invention. 
     FIG. 6 is a detailed circuit diagram of writing display controller 140 of FIG. 2 of the present invention, in which: the writing display controller 140 is connected to the input ports of AND gates AN1 through AN4 of first through fourth display mode selection signal(4p, 9p, 13p, 16p) terminals 141 through 144 in command decoder 10 of FIG. 2; the output ports of AND gates AN1 through AN4 are connected to input port of D-flip/flop DF1 and enable port EN of counter CNT1; an output port Q of D-flip/flop DF1 and an output port of an invertor N140 are fed into OR gate OR2; an output of OR gate OR2 is connected to input port of AND gate AN5 together with a reset terminal 145 and a multi-screen conversion signal terminal 146; an output port of AND gate AN5 is connected with a reset R port of counter CNT1; a reset port 147 and a vertically synchronous signal terminal 148 are connected with reset R ports of counter CNT 2, CNT3 and clock ports CK; output ports QC, QD or QA through QC of the counter CNT2, CNT3 are connected to the input port of multiplexer MUX1; an output of the multiplexer MUX1 is connected to clock port CK of the counter CNT1 and through the invertor 140, to the D-flip/flop DF1 and input port of OR gate OR1; outputs QA through QD of the counter CNT1 generate writing control signals through writing control ports WC 0-WC 3; and outputs A through D of the counter CNT1 and output of ripple carry terminal (RCD) are configured to be entered into AND gates AN1 through AN4. 
     FIG. 7 is an operation timing diagram of FIG. 6 of the present invention, in which: (7a) is an output signal of the output port Q of the multiplexer MUX1, (7b) is a &#34;high&#34; waveform of third display mode selection(13p) terminal, while first and second display mode selection(4p, 9p) terminals 141, 142 and 4th display mode selection(16p) terminal 144 is &#34;low&#34;, (7c) is an input signal of the reset terminal 145 and a multi-screen conversion signal terminal 146, (7d) is an output of the output ports QA through QD of the counter CNT1 and also a control data waveform of the writing control ports WC0 through WC3, (7e) is an enable signal of the output counter CNT1 of the NOR gate NOR 1, (7f) is an output signal of the output port Q of the D-flip/flop PF1. 
     FIG. 8 is an illustrative diagram of an actual configuration of multi-screen, in which: (8A) is an example of 4-screen display, (8B) is an example of 9-screen display, (8C) is an example of 13-screen display, (8D) is an example of 16-screen display, 
     Hereinafter, operation of the present invention is described in detail with reference to FIG. 1 through Figure 
     When the 1-screen is set with reference of vertical: 240 lines and horizontal : 372 dots to write field display on dual port memory(DM1-MD5) of FIG. 1, 3 out of 5 dual-port memories DMI through DM5 are used as Y(YA, YB) and 2 memories of dual port memories DM1 through DM5 are assigned to C(B-Y, R-Y) as band width ratio of luminance signal Y and color signal C is about 4:1. 
     Dual port memories DMI through DM5 can be configured into areas as in Table 1 below. 
     
                       TABLE 1______________________________________SCREENS   VER SYNC (line)                   HOR SYNC (number)______________________________________ 4        120           186 9        80            12413        60 for 1-12th screen                    93     120 for 13th screen                   18616        60             93______________________________________ 
    
     A vertically and horizontally synchronous signal generated in synchronous signal generator 1 by a video signal and 4×3.58  MHz of reference clock terminal(4fsc) are entered into the analog-to-digital clock generator 188 and writing reference signal generator 30, and data to select the same displays as (8A) through (8D) of FIG. 8 is entered through MICOM into command decoder 10. 
     In this case, display mode selection data 4p, 9p, 13p, 16p of command decoder 10 generated by a display mode selection command is entered into the analog-to-digital clock generator 188 and the writing reference signal generation circuit; 30 at the same time, a clock signal (ADCLK) is generated as a result of conversion of a video signal into a digital signal in analog-to-digital clock generator 188. 
     Hereinafter, the above operation is described in detail with reference to FIG. 2, in which: a signal (4a), which is the same as the 4 fsc port of FIG. 2 is applied as a clock signal of D-flip/flops DF11;DF12 through the reference clock port 42 of FIG. 3 and D-flip-flops DF11-DF12 are reset according to the input signal (4b) of the reset terminal 41 and horizontally synchronous signal terminals 43 and therefore, initialized; and at this time an analog-to-digital (hereinafter, referred to as &#34;A/D&#34;) clock signal is generated based on a selected mode of multi-screen according to input signals of first, second, third screen selection(9p, 4p, 16p) terminals 44, 45, 46. 
     For example, if a reference clock of 1-screen is the 4 fsc, the 4-screen of 8A of FIG. 8 loses clock by half when a horizontally synchronous signal is taken as a reference signal, so that the clock is divided into and a signal like 4d of FIG. 4 is generated. 
     In case of PIP or 9-screen of 8B of FIG. 8, a horizontally synchronous signal is scaled down to 1/3, so that a signal like 4C is generated, thereby the 4 fsc is divided into 3. 
     In case of 16-screen of FIG. 8, a horizontally synchronous signal is divided into 4, so that a signal like 4e is generated, thereby the 4 fsc is divided into 4. 
     In case of the 13-screen of 8c of FIG. 8, divisions can be made differently on the corresponding horizontal line in such a way that 16-screen and 4-screen can be generated preferentially. 
     Clocks to generate 4p, 9p, 13p, 16p are converted according to the input logic of the first through third display mode selection terminals 44, 45, 46. 
     That is, when writing 9P, an output of the NAND gate NA17 3 divisions of 4 fsc, so that the output is generated is the same as the case when the first display mode selection terminal 44 is &#34;high&#34; and second, third display mode selection terminals 45, 46 are &#34;low&#34;; when writing 4p or 13th screen of 13p screen, a signal like 4d is generated if second display mode selection terminal 45 is &#34;high&#34; and first, second display selection terminal 44, 46 are &#34;low&#34;; generated like (4d); and when writing 16p or first through 12th screen of 13p, a signal like 4e is generated if third display mode selection terminal 46 is &#34;high&#34; and first, second display mode selection terminals 44, 45 are low. 
     Accordingly, based on a input of the horizontally synchronous signal terminal 43 of the AND gate ANII in Figure 2 the 4fsc signal of reference clock terminal 42 is divided as specified by a signal of the first through third display mode selection signal terminals 44-46. 
     At this time, when it is assumed that output port Q of D-flip/flop DF1 is Q1 and the output port Q of D-flip/flop DF12 is Q2, Q1 gets 2 divisions and Q2 gets 4 divisions; so that, when 45 column is &#34;high&#34;, clock is generated to make 4-screen and when the terminal 46 is &#34;high&#34;, a corresponding clock to make 16-screens is output through the NAND gates NA14 through NA17; that are when the outputs of Q1 and Q2 is shifted 00 →11→10 →01 as in FIG. 5, 3 divisions occur because output 10 returns to 00 if the first display mode selection signal terminal 44 is &#34;high&#34;; but, if output is 01 the case is not that of 9-screen. 
     Accordingly, output of the counter of FIG. 2 changes transiently according to the state of first display mode selection signal terminal 44 and at this time, 4fsc is divided into 3, so that an A/D clock corresponding to 9-screen is supplied. 
     As above, also in the case of 13- and 16-screen, 4fsc is divided and supplied as an A/D clock (ADCLK) signal of the analog-to-digital converter A/D of FIG. 1, which then is applied to the write timing generator 70; in addition, by writing reference signal generation circuit 30 a writing-begin control signal (WRB) and a memory writing-enable signal (MWE) are applied to the write timing generator 70 according to the display mode selection data and vertically/horizontally synchronous signal of synchronous signal generator 1 and at the same time, fed into the writing display controller 140 and at this time, R-Y, B-Y, Y signals, which are output from demodulator DMR and color difference signal trapper CDT of FIG. 1, are sequentially selected by switch control signal after sampled in the analog-to-digital converter A/D according to an A/D clock, converted into a digital signal, and then entered into the serial-parallel converter 50. 
     The signal, which is entered into the serial-parallel converter 50, is divided according to first, second luminances YA, YB and color signals based on the control clock (CONCK) of the write timing generator 70, and then is sent to the dual-port memories DM1 through DM5 meanwhile, the writing display controller 140 generates window control signals WCD through WC 3 of FIG. 6 in order to specify row-column address to write together with display mode selection data. 
     Hereinafter, writing display controller 140 is described in detail with reference to FIG. 6, in which: signals are entered into the first through fourth display mode selection signal (4p, 9p, 13p, 16p) terminals 141 through 144 and outputs of the output ports QA through QD and ripple carry port of the previous counter CNT1 are logicized and corresponding data is generated through the NOR gate NOR1 and herein, as the output of the NOR gate NOR1 is generated like (7e) of FIG. 7, an output of the output port Q of D-flip/flop DF1 is generated like (7f) of FIG. 7. The output, of course, is all reset in an initial stage by the reset terminals 145, 147; however, once the reset is completed and a conversion signal (7C) is entered into a multi screen conversion pulse terminal 146, the counter CNT is shifted into a reset state in order to reset to jump into other mode display; meanwhile, a synchronous signal of vertically synchronous signal terminal 148 is received as a clock signal and counted in the counter CNT2, CNT3 and entered into the multiplexer MUX1, then the multiplexer MUX1 selects the corresponding output value of the counters CNT2, CNT3 under a control of the strobe selector terminal 150 by the command decoding signal which is received from MICOM and the output of output port Q of the multiplexer MUX1 is counted in the counter CNT1; then, window control signals WC3 through WC0 are generated and sent to output ports QA through QD as (7d), and entered into the row-column writing address generation circuits 21, 22, so that a display mode selection can be specified. 
     But once the first through fourth display mode selection signal terminals 141-144 have counted a corresponding value, then the above operation is reset by the AND gates AN1 through AN4, NOR gate NOR1 and D-flip/flop DF1. 
     Strobe selector terminal 150 is put under the control of MICOM for the purpose of a strobe time variation at CNT2, CNT3 and MUX1, and then input ports of MUX1 selects an input value of between 1 through 6 according to up or down of output time variation an initial stage. 
     FIG. 7 describes a case in which 143=&#34;high&#34;, that is, 12 p(i.e., 13th screen of 13P); herein, it is obvious that CNT1 is disabled when WC0 through WC3 are 12. 
     Q of DF 1 resets CNTl with 1 clock delay of output of NOR1, thereby generates a writing display control signal continuously, so that 13 screens can be displayed all at once in one main screen. The method described above works in the same manner for 4p, 9p, 16p, 
     In order to cause a state where writing is performed only once and just the last screen is changed(continuously stopped at 12 after writing the through 12), a setting operation can be performed by using set port of DF1 so that 0 output of NOR 1 is not applied to an input of AN5. 
     Accordingly, digital video signals of the serial-parallel converter 50 is generated in the row/column writing address generation circuits 21, 22 of address signal generator 20 in accordance with timing signals RAS, CAS, WE, DT of the write timing generator 70, and thereby corresponding multi-screen is written in appropriate addresses of dual-port memories DM1 through DM5 selected by the first multiplexer 60 by display mode selection window as desired by a user. 
     When reading, by a read control signal generated in the command decoder 10, by a horizontally/vertically synchronous signal of main and dual-port memories DMI through DM5 address is generated in the row/column reading address generation circuits 23, 24 and a selection is made in the first multiplexer 60, then multi-screen data of a corresponding address is read and sent out according to a serial clock SC of the read timing generation circuit 80; the data output is latched in the latch section 90 and is multiplexed in the multiplexer 100 by a control clock (CONCK) generated in the read timing generation circuit 80; the multiplexed data is converted to an analog signal in the digital-to-analog converter D/A according to the clock of D/A of said read timing generation circuit (80); the converted analog signal is encoded in the encoder according to a burstgate pulse and output as a multi/synthetic video signal. 
     The foregoing description of the operation of the present invention is centered only around 1, 4, 9, 13, 16 multi-screens. It is apparent to those who are skilled in the art without departing from the scope of the present invention which is only limited by the appended claims, that not only the multi-screens but also various modifications such as 2-screen scroll and PIP functions as described below are easily possible when 2-screen and PIP is applied to the display mode selection signal. 
     The 2-screen scroll is basically the same as the 1-screen digital video signal; in the 2-screen scroll, an analog-video signal is divided vertically so that two sources of the analog video can be displayed at once; in case of such PIP, an A/D clock and a vertical skip(writes only 1H out of 3H&#39;s) structure as same the that of 9-screen are exploited, and conventional PIP can be realized if a screen location is specified and analog video mixing is performed like in scroll. 
     As described above, the present invention has such advantages that display mode selection data is received and A/D clock converts the data accordingly and also controls a window control signal and address values, which are divided across memory areas, are loaded according to a window control signal, thereby any display mode among plurality of display modes(1-screen, 4-screen, 9-screen, 13-screen, 16-screen) can be selected and displayed; the 2-screen and PIP function becomes possible by mixing analog video signals into a digital video output; in case of the display, two sources of the display can be displayed vertically, so that the scroll function is realized by shifting a vertical to two horizontal ones.