Abstract:
This invention furnishes a semiconductor shift register circuit characterized in that each stage of the register contains a dynamic &#34;master&#34; portion feeding a static &#34;slave&#34; portion. The register circuit is driven by a suitable clock voltage circuit such that if the signal source for the clock circuit should stop, then the information in each stage is retained and is stored in the static portion. In this way, the overall performance of the shift register is static in the sense that the information in the register is not lost during temporary stoppage of the driving clock; yet, fewer electrical component elements are required per entire stage than in the case of a fully static stage.

Description:
FIELD OF THE INVENTION 
     This invention relates to the field of semiconductor apparatus, more particularly to semiconductor shift register circuits. 
     BACKGROUND OF THE INVENTION 
     In many types of logic and computer circuit applications, it is desired to have circuit means for delaying an information signal containing a data stream of binary digits. One device for accomplishing this purpose is a shift register device circuit. Such shift register devices are made up of successive stages. In the semiconductor circuit realization of such a register, each of the stages typically includes both semiconductor transmission gate elements and semiconductor inverter elements. 
     During operation of a shift register device, each stage at any moment of time contains a binary digital bit of information represented by a relatively &#34;high&#34; vs. &#34;low&#34; voltage level at a node in the stage. Each such bit of information is retained in its corresponding stage for a single periodic cycle of a clock pulse voltage source which drives all the various stages simultaneously, and each stage feeds its information bit periodically (at the termination of each clock cycle) to the next succeeding stage. Thus, in response to a sequence of these clock pulses, each bit of information sequentially passes through the entire shift register from an initial input register stage to a final output register stage. During each clock cycle, moreover, the input stage receives a fresh bit of information from a binary digital source of information, while the output stage shifts and delivers its bit of information to a utilization device. 
     Shift register devices are generally classified as &#34;static&#34; or &#34;dynamic&#34;, respectively, depending upon whether or not the information contained in the various stages is retained in the event that the driving clock voltages suddenly become locked in one phase of a cycle, that is, the driving clocks stop. Thus, in a static shift register, all the information present at any moment in the register is stored and remains there in case the driving clock pulse voltages suffer phase stoppages; and this information will then resume being shifted, and thereafter continue to be shifted, through the register device in the event the clock pulse voltages resume their cycling; that is, the shift register device then takes up where the device had left off when the driving clocks had stopped. In a dynamic shift register, however, the information in the various stages at any moment is irretrievably lost in case the clock pulse voltages temporarily stop. Thus, static shift registers have the advantage over dynamic shift registers insofar as retention of information during driving clock stoppage is concerned. On the other hand, static shift registers in the art of semiconductor circuits require more semiconductor circuit elements per stage and hence require more space one the semiconductor wafer (chip) in which the shift register circuit is built. For example, each stage of a static shift register circuit which is driven by a two-phase clock ordinarily requires four electrical transmission gate elements plus four electrical inverter elements; whereas a two-phase dynamic register requires only two such gates plus two such inverters. This added semiconductor wafer space requirement of static shift register circuits presents a serious problem because manufacturing yields in the semiconductor art decrease sharply with increased semiconductor wafer area. 
     It would therefore be desirable to have a semiconductor shift register circuit which requires fewer circuit components per stage than the static shift register circuits of the prior art, but which retains the information in case of driving clock stoppage. 
     SUMMARY OF THE INVENTION 
     In order to reduce the requisite semiconductor wafer space for a semiconductor shift register circuit which retains the information therein during stoppages of the driving clock, a shift register circuit is designed in which each stage is half static and half dynamic. In addition, each stage is driven by a clock driving circuit which is designed such that, if and when the driving clock should stop, the information in every stage of the register becomes stored in the static portion of the stage. Thereby, in case of driving clock stoppage, all the information then in the shift register is stored therein and remains available for resumption of further shifting when the driving clock resumes. 
     In a specific embodiment of the invention, a semiconductor shift register circut is designed in accordance with complementary metal oxide semiconductor (MOS) technology with each stage containing a dynamic portion feeding a static portion. Each dynamic portion consists essentially of a first semiconductor gate driving a first semiconductor inverter, whereas each static portion consists essentially of a second gate feeding a second inverter across which is connected a feedback loop. Each such feedback loop, while in the prior art ordinarily containing a third inverter feeding a third transmission gate, is simplified to the third inverter alone, omitting the third transmission gate. THe third inverter advantageously has a suitably small IGFET channel width to channel length ratio (Z/L) as compared with that in both the first and second gates as well as in the first inverter, in order that the first inverter should have a larger conductance than, and predominate over, the third inverter in driving the second inverter; that is, a &#34;master-slave&#34; relation is preserved with respect to the dynamic-static portions of each stage. Moreover, a clock driving circuit for each stage is provided which ensures that in case of driving clock stoppages the information in each stage of the shift register is transferred into the static portion and remains therein until resumption of clock cycles. Such a driving circuit can take the form of an input inverter feeding a NAND gate which in turn feeds an output inverter. This clock driving circuit itself is driven by a two-level pulse cycle, such as a square wave, for example; and then the voltages at the input and output terminals, respectively, of the output inverter of the driving circuit will be suitable for driving transmission gates in the static and dynamic portions of each stage of the shaft register. This driving clock circuit, together with the shift register circuit, is advantageous integrated in a single wafer in accordance with complementary MOS technology. 
     As known in the art, an electrical frequency divider, for the purpose for example of counting pulses, can be formed by a shift register with suitable feedback. Accordingly, a static type functioning form of such a frequency divider can be made in accordance with the invention for the purpose of counting pulses, that is, a pulse counter which does not lose count if and when the driving clock becomes stuck or frozen. Each stage of such a frequency divider contains a dynamic portion feeding a static portion, thereby providing fully static operation, but with a saving on the number of the required inverters. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     This invention, together with its features, advantages, and objects may be better understood from the following detailed description when read in conjunction with the drawings in which: 
     FIG. 1 is a circuit diagram of a static type of a semiconductor shift register of the prior art; 
     FIG. 2 is a circuit diagram of a semiconductor shift register with stages containing dynamic and static portions; 
     FIG. 3 is a circuit diagram of driving circuit useful in the operation of the shift register circuit shown in FIG. 2; 
     FIG. 3A is a circuit diagram of a complementary MOS type inverter element, useful in the circuits shown in FIGS. 1, 2 and 3; 
     FIG. 3B is a circuit diagram of a complementary MOS type transmission gate element, useful in the circuits shown in FIGS. 1, 2, and 3; 
     FIG. 3C is a schematic diagram of a complementary MOS type NAND gate useful in the circuit of FIG. 3; 
     FIG. 4 is a plot of outputs φ 2  and φ 1 , vs. time, useful in explaining the operation of the circuit shown in FIG. 3; and 
     FIG. 5 is a schematic diagram of an electrical frequency divider type of counter circuit in accordance with another specific embodiment of the invention. 
    
    
     DETAILED DESCRIPTION 
     FIG. 1 shows a two-stage static type of semiconductor shift register circuit of the prior art. An information signal source 10 provides a sequence of signal levels S 1 , S 2 , S 3  . . . of binary digital information bits to be shifted sequentially through first and second stages 20 and 30 of the circuit to a utilization means 40 for utilizing the consequent two-stage delayed signal output of the second stage 30. Elements labeled 22, 23, 26, 27 in the first stage 20, as well as elements 32, 33, 36 and 37 in the second stage 30, are all inverters. A typical such inverter in complementary MOS technology is shown in FIG. 3A. Square block elements 21, 22, 24, 25 and 28 of the first stage 20, as well as square block elements 31, 32, 34, 35 and 38 of the second stage 30, all represent semiconductor transmission gates, each being controlled by driving clock square wave pulse sequence φ and its complementary sequence φ with respect to time, as indicated in FIG. 1. A typical such transmission gate element in complementary MOS technology is illustrated in FIG. 3B. Thus, when the transmission gates controlled by the combination of φ and φ (hereinafter abbreviated as φφ)are turned &#34;on&#34; (&#34;active phase&#34; of φ) the gates controlled by the combination of φ and φ (hereinafter abreviated as φφ) are turned&#34;off&#34; (&#34;passive phase&#34; of φ), and vice versa. 
     In operation, the signal source 10 provides a signal level to the transmission gate 21. During a first active phase of φ (simultaneous with a first passive phase of φ) this gate 21 enables this signal to pass through to the inverter 22, the gates 24 and 25 then being &#34;off&#34;. Thus, after the commencement of this active first active phase of φ, node N 1  is at an electrical potential representative of the binary digital information signal level S 1  of the source 10 during this first clock phase, whereas node N 2  is at an electrical potential representative of the invention S 1  (by reason of inverter 22) of this signal level S 1 . Node N 3  is also then at the potential representative of the signal level S 1  of source 10 during the first clock pulse (by reason of two inversions, one by inverter 22 and the other by inverter 23). 
     Upon the termination of the first active phase of φ, a second phase of φ commences (simultaneously with a second active phase of φ) during which all those gates which were &#34;on&#34; (or &#34;off&#34;) during the first phase are now &#34;off&#34; (or &#34;on&#34;, respectively) during the second phase. In particular, during this second clock phase, since gate 25 is &#34;on&#34;, the signal level S 1  is present at node N 4  ; and hence the (doubly inverted) signal level S 1  is present at node N 5 , and the (inverted) signal level S 1  is at node N 6 . On the other hand, during this second phaes, the signal S 1  is now still at nodes N 1  and N 3  (with S 1  at node N 2 ), the gate 24 being &#34;on&#34; and the gate 21 being &#34;off&#34;. Thus during the second phase, S 1  and S 1  fill the entire first stage 20. Immediately succeeding this second clock phase, a third clock phase occurs during which the gates controlled by φ and φ are in the same &#34;on&#34; or &#34;off&#34; conditions as during the first phase. In particular, gate 21 is now &#34;on&#34; during this third phase; whereas gate 24 in the first loop (N 1  N 2  N 3 ) of the first stage 20 is &#34;off&#34; thereby suppressing any further feedback of S 1  in this first loop (N 1 , N 2 , N 3 ). Therefore, the signal level S 3  supplied by the source 10 is enabled during the third phase to be established at nodes N 1  and N 3  with the complementary level S 3  at node N 2 . Thus, S 3  (for S 3 ) is established in the first loop of the first stage 20 all during the third clock pulse; while S 1  (or S 1 ) is established both in the second loop (N 4  N 5  N 6 ) of the first stage 20 as well as in the first loop (N 7  N 8  N 9 ) of the second stage 30. Similarly, during this third phase, the signal level S 1  is now at nodes N 5 , N 7 , and N 9 , while the signal level S 1  is at nodes N 4 , N.sub. 6, and N 8 . Thus, signal levels S 1  and S 1  are established in the first loop of the second stage 30 during the third clock phase in like manner as they were in the first loop in the first stage 20 during the first clock phase. During the odd numbered phases, the first loop of each stage contains a different information bit from the second loop of the stage; whereas during the even numbered phases, the first loop of each stage contains the same information bit as the second loop of the stage. Thus, the signal levels of the source 10 during odd numbered clock phases are fed into the first stage 20 and are subsequently sequentially shifted through the first stage 20 into the second stage 30, and ultimately to the utilization means 40. 
     In case of a driving clock stoppage, whereby all φφ controlled gates are kept, say &#34;on&#34; and all φφ controlled gates are kept &#34;off&#34;, then the information bit in the second loop (now all closed loops) of each stage remains in a closed feedback loop where this information bit persists until resumption of the clock cycles; during this clock stoppage, the information bit in the first loop (now all open) of each stage remains under the control of the second loop of the immediately preceding stage. Similarly, in case of a clock stoppage whereby all φφ controlled gates are &#34;off&#34; and all φφ controlled gates are &#34;on&#34;; then the information bit in the first loop (now all closed) of each stage persists until resumption of the clock cycles; whereas the information bit in the second loop (now all open) of each stage is controlled by that in the first loop of the same stage. Thus, the shift register stages 20 and 30 are said to be &#34;static&#34;, that is, during stoppage of clock cycles the information persists until resumption of clock cycling. 
     FIG. 2 shows a circuit for a shift register in accordance with the invention, advantageously to be operated in conjunction with the two-level driving clock pulse phases φ 1  and φ 2  supplied by a pulse-supply circuit 50 shown in FIG. 3. The circuit of FIG. 2 otherwise differs from that of FIG. 1 only in the fewer number of components required in FIG. 2 as well as in the relative values of certain design parameters for these components as will be discussed below. Accordingly, the same reference numerals are used in FIGS. 1 and 2 for similar component elements. 
     During now operation, the pulse supply circuit 50 in FIG. 3 provides driving clock pulse φ 1  and φ 2  in the form of complementary square waves in response to an input to terminal 51 in the form of a typically square wave type of binary level clock input V 51 , as indicated in FIG. 4. The periodicity of this clock input 51 is advantageously greater than the time constant T of the circuit 50 determined by both the Z/L ratio in an inverter 52 and the size of an MOS capacitor 53 controlling an input terminal 54.1 of a NAND gate 54. A complementary MOS form of such a NAND gate is shown in FIG. 3C. This NAND gate 54 is responsive to combinations of &#34;high&#34; and &#34;low&#34; level inputs to its respective input terminals 54.1 and 54.2. The output φ 2  of the NAND gate 54 to an output inverter 55 will be &#34;low&#34; if and only if both the inputs to its input terminal 54.1 and 54.2 are &#34;high&#34;, that is, higher than a binary discrimination level of this NAND gate; and the output φ 2  will be &#34;low&#34; otherwise. By reason of the functioning of the output inverter 55, of course, its output φ 1  is complementary to φ 2 . 
     As indicated in FIG. 4, when a binary clock input V 51  remains &#34;low&#34; for a time substantially greater than the time constant T, then the input at terminal 54.1 settles to a &#34;high&#34; level while the input at terminal 54.2 is &#34;low&#34;, so that the output φ 2  at the output terminal 54.3 of the NAND gate is &#34;high&#34; (φ 1  is &#34;low&#34;). When the clock input V 51  shifts to &#34;high&#34;, say at time t 1  (FIG. 4), then for a time less than the time constant T the input at terminal 54.1 persists at &#34;high&#34;, whereas the input at terminal 54.2 shifts to &#34;high&#34; and remains at this &#34;high&#34; level until the next shift of the clock input V 51  to &#34;low&#34;. Thus, on the shift of input 51 of &#34;high&#34;, the output φ 2  of the NAND gate 54 will shift to &#34;low&#34;, and hence the output φ 1  will shift to &#34;high&#34;; and these conditions of φ 1  and φ 2  will persist for a time t of the order of the time constant T, depending more precisely on the binary discrimination level of the NAND gate 54. Moreover, after this time t has elapsed, and while the clock input V 51  is still &#34;high&#34;, then the input at terminal 54.1 shifts to &#34;low&#34;, the input at terminal 54.2 remaining &#34;high&#34;. Accordingly, after time t has elapsed with clock input V 51  still &#34;high&#34;, then the output φ 2  shifts to &#34;high&#34;, and hence the output φ 1  shifts to &#34;low&#34;. Thereafter, when the input V 51  shifts back to &#34;low&#34;, there will be no change in this &#34;low&#34; level of φ 2 , because the input at terminal 54.2 is &#34;low&#34;. This &#34;low&#34; level of φ 2  persists until the level of clock input V 51  shifts again into &#34;high&#34;. Thus, in case the input to the terminal 51 becomes frozen at either a &#34;high&#34; or &#34;low&#34; level, the output φ 2  will be frozen at a &#34;high&#34; level while the output φ 1  will be frozen at a &#34;low&#34; level. It should be noted that due to an unimportant slight delay in the inverter 55, φ 1  shifts slightly after φ 2  shifts (FIG. 4). 
     Advantageously the outputs φ 2  and φ 1  of the circuit shown in FIG. 3 are delivered to the transmission gates of the circuit shown in FIG. 2 such that those gates controlled by φ 2  φ 1  are &#34;on&#34; when the driving φ 2  level is &#34;high&#34; and are &#34;off&#34; otherwise, and those gates controlled by φ 1  φ 2  are &#34;on&#34; when the φ 1  level is &#34;high&#34; and are &#34;off&#34; otherwise. Thus, during normal operation, when the input 51 (FIG. 3) is a square wave of periodicity greater than t, the circuit shown in FIG. 2 operates as a normal shift register of two stages 120 and 130. If and when the clock input 51 becomes temporarily frozen at any level, then within the time interval t (immediately if input 51 is frozen at its &#34;low&#34; level) those transmission gates controlled by φ 1  φ 2  will be temporarily frozen into their &#34;off&#34; states and those transmission gates controlled by φ 2  φ 1  will be temporarily frozen into their &#34;on&#34; states, until the input 51 returns to normal operation. Thus, during the stoppage of the clock input 51, the transmission gates at the front ends (left-hand ends in FIG. 2) of the static portions of each stage will be &#34;off&#34; while the transmission gates, if any, (not shown, as not essential) in the feedback loops of the static portions and the transmission gates at the front ends of the dynamic portions will be &#34;on&#34;, thus freezing and storing the information states in the respective inverter feedback loops of the different stages, until the clock input 51 resumes normal operation. It will be recognized that each of these stages is composed of a first &#34;dynamic&#34; portion feeding a second static (loop) portion, the dynamic portion in the stage 120 for example, comprising the transmission gate 21 electrically feeding the inverter 22 and the static portion comprising the transmission gate 25 electrically feeding the inverter 26 with feedback from the inverter 27. However, a gate is advantageously omitted in the feedback loop of each static portion, in order to economize further on the required semiconductor components. This omission of these gates can be made provided the channel width to length ratio (Z/L) of the IGFET in inverters 27 and 37 in the respective feedback loops in the register stages 120 and 130 be chosen at least about an order of magnitude less than the Z/L ratios of inverters 26 and 36 as well as the Z/L ratios of the remaining inverters and transmission gates. Typically, the Z/L ratio of the feedback loop inverters 27 and 37 is typically about 0.2, while the Z/L ratios of the other inverters and transmission gates in FIG. 2 are typically about 4.5. Typically, for shift register operation at a frequency of about 1 Megahertz, the Z/L ratio of the IGFET in the inverter 52 (FIG. 3) is typically 0.2, whereas the Z/L ratios of the NAND gate 54 and the inverter 55 are both about 4.5. The MOS capacitor 53 typically has width and length of about 40 microns for an oxide thickness of 1,000 Angstroms. 
     FIG. 3A shows a typical complementary MOS inverter 210, having an input terminal 211 and an output terminal 214, useful for the circuit shown in FIG. 2. As known in the art, when the input terminal 211 is held at ground, then the p-channel IGFET 212 is &#34;on&#34; while the n-channel IGFET 213 is &#34;off&#34;, thereby bringing the output terminal 214 to ground; whereas, when the input terminal 211 is given a positive voltage signal, then the p-channel IGFET is turned &#34;off&#34; while the n-channel IGFET is turned &#34;on&#34;, thereby bringing the output terminal 214 to the (positive) voltage of a voltage supply source V DD . Thus, there is an inversion of output relative to input, with gain depending on the parameters of the IGFETs 212 and 213, particularly the channel width to length ratio (Z/L). 
     FIG. 3B shows a typical complementary MOS transmission gate 220 having an input terminal 221 and an output terminal 223. An n-channel IGFET 222 has its gate connected to clock φ 2 , and a p-channel IGFET 224 has its gate connected to clock φ 1 . Thus, when clock φ 1  goes positive (complementary φ 2  goes negative) the n-channel IGFET 222 turns &#34;on&#34; (p-channel IGFET 224 also turns &#34;on&#34;), so that the input to output terminal resistance is low, that is, the transmission gate 220 is turned &#34;on&#34;. Conversely, when clock φ 1  goes negative (φ 2  goes positive), then the n-channel IGFET 222 turns &#34;off&#34; (p-channel IGFET 224 also turns &#34;off&#34;), so that the input to output terminal resistance is high, that is, the transmission gate 220 is turned &#34;off&#34;. 
     FIG. 3C shows a typical complementary MOS NAND gate useful for the circuit shown in FIG. 3. The input terminal 54.1 is connected to a gate electrode of an n-channel IGFET 323 and of a p-channel IGFET 321; whereas the input terminal 54.2 is connected to a gate electrode of an n-channel IGFET 324 and of a p-channel IGFET 322. The p-channel IGFETs 321 and 322 are connected in parallel with respect to a voltage supply source V DD  and an output terminal 54.3; whereas the n-channel IGFETs 323 and 324 are connectd in series between a voltage supply source V SS  and the output terminal 54.3, as known in the art. Typically, V DD  is about 3 to 15 volts, while V SS  is about 0. volts. 
     FIG. 5 is a circuit diagram of a frequency divider type of electrical counter circuit 60 in accordance with another specific embodiment of the invention. As known in the art, an electrical counter of this type can be formed by a shift register with suitable feedback. In this circuit 60, transmission gates 61 and 65 are controlled by clock pulses φ and φ, whereas transmission gates 63 and 64 are controlled by complementary clock pulses φφ. Alternatively, φ 1  and φ 2  (FIG. 4) type pulses can be used. This circuit also has static characteristics in the sense that during clock stoppages the information is retained; that is, when the clocks φ and φ become frozen, with one &#34;high&#34; and the other &#34;low&#34;, then the on-off counting state of the output terminal 68 is preserved. In this circuit 60, the inverters 62 and 67 form a static flip-flop when the gates 63 and 64 (controlled by φφ) are &#34;on&#34;, whereas the inverters 66 and 67 form a static flip-flop when the gates 61 and 65 (controlled by φφ) are &#34;on&#34;. This sharing of inverter 67 thus gives rise to a pair of flip-flops using only three inverters, instead of ordinarily required four inverters. The feedback loop 71 is required for counter operation, whereas the feedback loop 72 is required to stabilize the input to inverter 62 when the transmission gate 65 is &#34;off&#34; (gate 63 then &#34;on&#34;). In order for the circuit 60 to operate properly, it is necessary that when the gates 63 and 64 (controlled by φφ) turn &#34;on&#34;, then the inverter 62 should force the inverter 67 to charge its state (similarly as in shaft register operation described above). However, this change of state of inverter 67 is somewhat more difficult to obtain than in the case of the previously described shift register circuit shown in FIG. 2, because the inverter 62 is then fighting not only against the inverter 66 (as in shift register operation) but also against the inverter 67 whose state is then being fed back through the transmission gate 63 (which is then turned &#34;on&#34;). Therefore, the added transmission gate 65 is inserted in the feedback loop 73. Advantageously in this circuit 60, the Z/L ratios of the IGFETs associated with the inverter 62 and the transmission gate 64 are all about four times the Z/L ratios of the IGFETs in the inverter 67 and the transmission gate 63. For example, the Z/L ratios of inverter 62 and gate 64 are both equal to about 2, while the Z/L ratios of the inverter 67 and the gate 63 are both equal to about 0.5. Moreover, the Z/L ratios of the remaining gates 61 and 65 and inverter 66 typically are all equal and in the range of typically about 2 to 5. It should be recognized that the inverters 67 and 66 together with the gates 64 and 65 form a static loop portion of a shift register stage fed by a dynamic portion formed by the inverter 62 and the gate 61 of this shift register stage. 
     While this invention has been described in detail with reference to specific embodiments various modifications can be made without departing from the scope of the invention. For example, other semiconductors than silicon, such as germanium or gallium arsenide may prove useful as semiconductor device materials; and other insulators than silicon dioxide or germanium oxides may be used such as silicon nitride in the structures of the transmission gates, inverters, and capacitors in this invention. It should be understood that the shift register stages of this invention, together with the pulse supply circuit 50, can be integrated in a single crystal semiconductor substrate in accordance with known silicon integrated circuit technology.