Abstract:
A scanner can read machine-readable code on an object. A scanner has a scanning device, a data device, and a registration device. The scanning device can repetitively scan the code and provide a scan signal repetitively corresponding to at least fragments of the code. The data device is coupled to the scanning device and responds to its scan signal for repetitively storing it. The registration device is coupled to the data device for reconstructing the code from at least two of the fragments of the code. The registration device relatively shifts the code fragments until they are in registration. Thus one of the fragments provides a beginning portion of the code and the other an ending portion. Both fragments provide a registered middle portion of the code.

Description:
BACKGROUND OF THE INVENTION 
     The present invention relates to code scanning devices and, in particular, to apparatus and methods for restoring a code from differing code fragments. 
     Well known equipment exists for reading a bar code that is printed on a package. Bar codes on merchandise may be scanned at the point of sale to identify the goods and correlate them to a price. Such equipment is commonly used at supermarket checkout counters. 
     A basic principle conventionally applied in bar code scanning is that of detecting reflected light contrasts. A source of illumination such as a low powered helium neon laser, can produce a beam which is moved across the bar code. Dark areas (bars) absorb laser light, whereas light areas (spaces) reflect light that is subsequently detected by the scanner. 
     Optics are used to &#34;move&#34; a laser beam. Without these optics, the laser beam appears as a dot. When the optics are used, the beam appears as a line of laser light. This is defined as moving-beam scanning. As the moving beam &#34;travels&#34; across the conveyor (or area to be scanned for a code, commonly called the scanning zone) any light or dark transitions are detected and converted to a digital signal known as code. A valid bar code consists of a defined number of light and dark transitions with correct ratios between the wide and narrow intervals. 
     Existing codes consist of a series of parallel bars separated by spaces. The bars and spaces are printed at either a full width or half width. The bars and spaces may signify a bit pattern wherein wide spaces or bars are denominated a &#34;one&#34; while narrow spaces and bars are denominated a &#34;zero&#34; (or vice versa). 
     A basic objective in known bar code scanning is laying down a trace that is dense and varied enough to ensure that at least one scan will recover a complete bar code. The denser the scanning, the more rapidly scanning must occur and, therefore, a higher demand is placed upon the circuitry processing the scanned data. 
     Known equipment (for example, U.S. Pat. No. 3,728,677) employs a mirrored wheel having a polygonal periphery. Rotation of the mirrored wheel scans a laser beam across two azimuthally spaced mirrors which deflect the beam downwardly to trace an &#34;X&#34; shaped pattern. 
     Other known equipment has used prisms, mirrors, vidicons, or other apparatus to turn the scan direction of an optical code scanning system. See, for example, U.S. Pat. Nos. 3,663,800; 3,774,014; 3,800,282; 3,902,047; and 4,064,390). 
     It is also known (U.S. Pat. No. 3,906,203) to scan a bar code and measure its interval widths by recording the time required to traverse each interval. The successive interval widths are multiplied by three, five, and eight. By storing and comparing the multiplied widths of successive scans, the equipment can determine whether the latest interval is about the same size as, or much smaller or larger than, the prior interval. This equipment, however, performs a relatively coarse comparison and will accept as valid, scan times that are excessively short or long. 
     Accordingly there is a need for a code scanner that does not require support from extraordinarily high speed circuitry, but yet has a high probability of obtaining a complete code when an object passes by the scanner. 
     SUMMARY OF THE INVENTION 
     In accordance with the principles of the present invention, a scanner is provided for reading machine-readable code on an object. The scanner includes a scanning means, a data means, and a registration means. The scanning means can repetitively scan the code and provide a scan signal repetitively corresponding to at least fragments of the code. The data means is coupled to the scanning means and responds to its scan signal for repetitively storing the scan signal. The registration means is coupled to the data means for reconstructing the code from at least two of the fragments of the code, by relatively shifting them until they are in registration. Thus, one of the fragments provides a beginning portion of the code and the other an ending portion. Both fragments provide a registered middle portion of the code. 
     In accordance with the principles of the same invention, a related method is provided for reading machine-readable code on an object. The method includes repetitively scanning the code and obtaining at least fragments of the code. Another step is repetitively recording the fragments of the code. The method also includes the step of reconstructing the code from at least two of the fragments of the code, by relatively shifting them until they are in registration. Thus, one of the fragments provides a beginning portion of the code and the other an ending portion, both providing a registered middle portion of the code. 
     By employing methods and apparatus of the foregoing type, an improved scanner is provided. In a preferred embodiment, the scanner can begin operation when an object passes a checkpoint. Preferably, an optical scanner measures the distance between transitions from light to dark and dark to light. These distances between transitions are assigned numeric values based upon a timing process. A preferred &#34;digital filter&#34; compares the numeric values of successive interval widths. Depending upon the pattern of the interval widths, a pattern detecting process determines whether the measured widths are to be considered wide or narrow. For example, a ratio test may be used to determine if the widths are part of a pattern that may be a segment of a bar code. 
     All segments of &#34;n&#34; transitions (a value that can be set by software) or more that pass this ratio test are stored as a pattern of wide and narrow values for a subsequent reconstruction process. Patterns of less than five transitions are rejected. If no pattern has a code that is sufficiently long to be considered valid, the preferred apparatus attempts to reconstruct code fragments into a complete bar code pattern. The fragments are compared to each other in consecutive order. The fragments are overlaid, shifting each subsequent segment until the wide and narrow patterns of the segments match or register. When a complete bar code pattern has been reconstructed from two or more fragments, a microprocessor can decode the reconstructed bar code and verify that its checksum is valid. 
     In a preferred embodiment, the code is scanned optically by a pattern of staggered &#34;X&#34; shaped traces. These staggered scans may be centered at the vertices of a triangle. By using three &#34;X&#34; shaped patterns a pattern of modest complexity is used, which has a high probability of obtaining a full bar code. But if only a fragment of a bar code need be obtained, the probability is nonetheless high that subsequent fragments will be able to reconstruct the full bar code. 
    
    
     BRIEF DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     The above brief description as well as other objects, features and advantages of the present invention will be more fully appreciated by reference to the following detailed description of presently preferred but nonetheless illustrative embodiments in accordance with the present invention, with reference being made to the following figures in which: 
     FIG. 1 is a schematic perspective diagram of a scanning means that may be used in an embodiment of the present invention; 
     FIG. 2A is a plan diagram of the scans produced by the apparatus of FIG. 1; 
     FIG. 2B is an elevational view of a scanner employing the scanning means of FIG. 1; 
     FIG. 3 is a schematic block diagram of the data means and registration means that may be used in an embodiment of the present invention; 
     FIGS. 4A and 4B are timing diagrams illustrating signals associated with the apparatus of FIG. 3; 
     FIG. 5 is a plan diagram showing successive scans across a bar code; 
     FIG. 6 is a state diagram associated with the pattern detecting circuitry of FIG. 3; 
     FIG. 7A is a flow chart showing in a general way the sequence of operations of the state means of FIG. 3; and 
     FIG. 7B is a flow chart schematically illustrating the sequence of operations of the microprocessor of FIG. 3. 
    
    
     DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring to FIG. 1, it illustrates a scanning means employing a source 10 in the form of a laser beam producing through lenses 12 and 14, a narrowly focused coherent beam of light. Lens 12 can be axially shifted by a galvanometer 98 which is part of a dynamic focussing system, described in further detail hereinafter. Briefly however, larger objects scanned by this system appear closer to the scanner while smaller objects appear further away. By dynamically focussing with lens 12, relatively fine bar codes can be clearly examined by the scanner. For example, for code resolution of 0.01 inch, object size is measured by quantizing its size into three inch zones. For each zone transition, lens 12 is axially adjusted 0.001 inch. Of course the specific dimensions applicable in other embodiments will depend upon the specific of the optics employed. 
     The beam is reflected by mirrors 16 and 18 and passes through aperture 20 in beam splitting mirror 22. The beam is thus directed to the periphery of a deflecting means, shown herein as a rotating mirrored wheel 24. Wheel 24 has twelve, peripheral, mirrored facets, each acting as a rotating mirror. Wheel 24 is driven by a motor (not shown) that determines the scan speed of the laser beam. 
     After reflecting from wheel 24 (and depending on the angle of the reflected beam), the beam is then reflected from one of the faces of a pair of non-coplanar mirrors, shown herein as first and second contiguous mirrors 26. These mirrors 26 are in the shape of a folded mirror having an obtuse angle facing wheel 24. Accordingly, a beam deflected by wheel 24 can traverse the peak of mirrors 26 and be reflected right or left to intercept either mirror 28 or 30, respectively. Depending upon which path is taken by the laser beam, one or the other branches of &#34;X&#34; pattern 32 is produced. As illustrated by returning rays 34, light may return along the original path of the outgoing laser beam and be reflected again onto mirror 30 (or mirror 28). Thereafter the returning laser light is reflected by mirrors 26, 24, and the reflecting side of beam-splitting mirror 22, before reaching a collector lens 36. The light thus collected is focused by lens 36 onto sensor 38 to measure whether a dark or light interval is being scanned. 
     The foregoing describes the path for one scan of half of an &#34;X&#34; shaped pattern. The same principles apply to the functioning of the other half of the pattern. In operation, the mirrors are used to split the single scan line into two parts. As the mirror wheel 24 rotates at high speed, beam handling mirrors 26, 28 and 30 cause two lines of the &#34;X&#34; pattern to alternate rapidly. For example: five facets of the mirror wheel at a slow speed would appear as &#34;      &#34;. When projected at high speed, the &#34;X&#34; pattern becomes visible. 
     The scan head of FIG. 1 will be supplemented with additional mirror systems to produce three &#34;X&#34; patterns and each will have separate processing electronics of the type described hereinafter. Accordingly, only one &#34;X&#34; pattern need be processed by one circuit. In this preferred embodiment, mirrors 20, 26, 28 and 30 are twice replicated, so that three mirror systems are placed at positions spaced 90 degrees apart. By using three lasers, three separate &#34;X&#34; shaped scans can be produced. 
     FIGS. 2A and 2B show three scans &#34;X&#34;I, &#34;X&#34;II, and &#34;X&#34;III produced by three optical systems each as shown in FIG. 1. In a preferred embodiment, the line of an &#34;X&#34; shaped pattern has a length terminating at A and B, for the usable length (80% efficiency) and effective line length, respectively. These two lengths are for objects placed at 28 inches from the scanner. The terminus C represents the total physical line length for an object placed at 42 inches from the scanner of FIG. 1. The spacing L1 in the direction of travel, between scan &#34;X&#34;I and &#34;X&#34;II, is 23/4&#34; in the preferred embodiment. The effective length L2 of scan line A along the direction of travel is preferably 62/3&#34;. The length L3 in the direction of travel is about 16&#34;. In this embodiment, the pattern to pattern spacing W1 between &#34;X&#34; patterns in a direction perpendicular to the direction of travel is 42/3&#34;. Preferably, the usable width W2 along a conveyor would be 16&#34;. 
     The cart signal is derived from start and end cart photoeyes 40, 41. In this embodiment, cart photoeyes 40, 41 cover an optical path which when interrupted by an object moving in the direction of travel, produces a signal indicating the need to commence scanning. The spacing of photoeye 40 from endpoints B of patterns &#34;X&#34;II and &#34;X&#34;III (spacings Ml and M2) are set to ensure complete scanning of the coded object. It will be appreciated, however, that all of these dimensions can change depending upon the size of the code and the relative uncertainty of the placement or distance of the object or the code on the object to be scanned. 
     A typical scanning system will employ a mirror wheel with the mirrors on two adjacent sides used to produce the other two &#34;X&#34; patterns in FIG. 2. By using two &#34;X&#34; scanners, as conveyor can be covered with six &#34;X&#34; patterns, and a scanning zone is created to ensure that bar codes located on products travelling the conveyor will be intercepted by one or more of the scanning lines. 
     As shown in FIG. 2B, the scanner can be contained in housing S and supported by bracket BR mounted on platform P above working surface W. For a large spacing between platform P and work surface W, there is a large depth of field required for laser focussing. Accordingly, the height of an object is determined by the zone detector Z. Relatively small objects will not intercept any of the beams associated with photoeyes Z1-Z7. The next larger class of objects will intercept the beam associated with photoeye Z1. Successively larger objects will intercept the beams of the other photoeyes, the largest object intercepting all photoeyes. Zone detector Z produces in response a digital signal indicating the number of zones intercepted. The zone to zone spacing depends on the fineness of the bar codes being examined. For example, an interleaved 2 of 5 bar code with 0.01 inch minimum bar would require the photoeyes to be placed three inches apart from each other. If the code had a minimum bar size of 0.02 inch, the photoeyes would be placed five inches apart. 
     Referring to FIG. 3, a registration means is shown herein as microprocessor board 42 which, in this embodiment, employs a microprocessor chip such as a type 80286 manufactured by Intel. Microprocessor board 42 is shown coupled to three data means: data means 44 and 46, the third data means being more elaborately illustrated. The third data means is the balance of the system, excluding blocks 42, 44 and 46. In this embodiment, microprocessor board 42 has its own internal memory. In addition, each data means includes a common memory means shown herein as dual port, random access memory 48. Memory 48 has one port constituting data bus DA and address bus AD, both buses coupled between microprocessor board 42 and common memory 48. The other port comprises data bus DATA and address bus ADR. The dual port memory can be a high speed RAM (SRAM) having one kbyte (type IDT7130). 
     It will be noted that the buses DATA and ADR allow the automatic updating of code data and string qualifier data into RAM 48 without the intervention of microprocessor board 42. This frees microprocessor board 42 and allows for a very high speed update of code data without being limited by the speed of board 42. 
     A counter 50 is shown connected to clock input CLK to count it. Counter 50 has a capacity and speed determined by the desired resolution and scan speed. As further described hereinafter, counter 50 is enabled by terminal CART*SCAN during a scan, after an object is detected by the cart photoeyes (elements 40, 41 of FIG. 2A). The count is determined just before the counter is cleared by the transition signal on terminal DEC2. The count accumulated in counter 50 is loaded into the first register 52A, an eight bit data latch, by the transition signal on terminal DECl in synchronism with the clock input on terminal CLK3. Register 52A is cascaded with registers 52A and 52B which are interconnected to shift data from register 52A downstream, that is, to registers 52B and 52C. 
     The data loaded into register 52A are compared to an upper and lower limit through limit devices 54A and 54B, respectively, to signal an out-of-range condition. Second and third registers 52B and 52C each have their outputs connected to separate inputs of multiplexers 56 and 58. The output of multiplexer 56 is applied to the data input of a quantizing means which is shown herein as a programmable read only memory 60, organized to act as a lookup means. Memory 60 is actually composed of six sections. Each section responds to the common data input to produce a signal which signifies a tolerance limit. The limits are three pairs each centered about a nominal value with a predetermined tolerance off that nominal value. The three nominal values are the input value multiplied by one, one-half or two. As explained in further detail hereinafter, these tolerances around the nominal values, allow comparison of successive latched values to determine whether successive scanned intervals are the same, greater or less than the proceeding interval of the code. 
     The three pairs of data limits of the lookup means 60 are applied to separate inputs of a comparator means 62. Comparator means 62 has six digital comparators that compare the output of first register 52A against each of the six limit values from memory 60. Accordingly, the recent output of first register 52A can be bracketed (or found not to be bracketable) within limits established by memory 60 as a function of the earlier values (stored in either second register 52B or third register 52C). The bracketed values are indicated by the six output lines of comparators 62. 
     The outputs of comparators 62 are applied to a pattern means shown herein as pattern detecting machine 64. In a preferred embodiment, pattern detecting machine 64 includes a XILINX logic configurable array type XC2064. This array is a 68 pin CMOS programmable gate array. Such an array allows implementation of a substantial amount of logic in one integrated package. This high speed circuit is able to detect bar widths as small as four hundred nanoseconds. 
     As described in further detail hereinafter, pattern means 64 is a nine state machine whose state is determined, in part, by the inputs from comparators 62. The other terminals of pattern means 64, CODE, WRXN, CNTZ, XTNDEC, SCAN, CLK and DEC, correspond to: the state of the optical scan (light or dark), the end of a scan, a clocking event, an extended pulse synchronous with a code transition, the start of a scan, the clock pulse and a non-extended code transition signal, respectively. Pattern machine 64 provides a pair of outputs to control the state of multiplexers 56 and 58. The control signal of multiplexer 56 is also connected to one input of memory 60. 
     An important feature of pattern means 64 is the register means 66. In operation, the logic array of pattern means 64 can set certain data bits. As explained hereinafter, the successive bits detected in a scanned bar code are stored by the pattern means in register means 66 before being transmitted to dual port memory 48. 
     Pattern means 64 produces outputs on five control lines 68 to a state means 70 having a logic array similar to that of pattern means 64. In addition, in this embodiment, state machine 70 (operating as a control signal state machine) employs three programmable logic arrays (PALS) to enable the various other devices illustrated herein. Control is effected over control lines 72. The three PLD&#39;s in state machine 70 include one type PAL16R6 and two type PAL16L8 devices. The type PAL16R6 device is an array with registered outputs that is used to generate twenty-three different states that are synchronous with the system clocks. These states are coded by five binary bits that are the outputs to the combinational logic. Two type PAL16L8 devices are used here to implement the combinational logic based strictly on the state that the state machine 70 is in. 
     The outputs are a function of only the current state. Thus, this design may be deemed a Moore machine; that is, the outputs are dependent on the previous input history as held in this state, but are not directly affected by input values. For this reason, a totally synchronous control circuit is used to insure freedom from timing problems. 
     Control lines 72 include four inputs to dual port RAM 48. Enabling signals are also provided along lines 72 to empty means 74. Means 74 includes a counter and latch so that the total number of bad scans as read on terminal BAD SCANS can be written onto data line DATA. 
     A position means is shown herein as label position counter 76, a latched counter enabled by control lines 72. An input is provided from state machine 70 along line 72 digitally signifying the position where the valid scanned code ends. The count stored on counter 76 can be written onto bus DATA. 
     A scan means, shown herein as scan number counter 78 is incremented at the start of each scan and enabled by line 72 from state machine 70. Means 78 is latched so its count can be written onto data bus DATA. 
     The length of the string stored in register means 66 is loaded by state machine 70 into string length counter 80. Counter 80 also provides the facility for counting the consecutive number of transitions where the ratio of interval widths is one. Counter 80 also has a data output to data bus DATA. 
     A narrow means is shown herein as latch 86, which stores the data outputs from multiplexer 58. As will be explained hereinafter, the value stored is a value corresponding to the width of a narrow interval as measured by counter 50. The output of narrow means 86 is coupled to data line DATA. 
     An address means is shown herein as string data counter 82 and low string qualifier counter 84. The outputs of counters 82 and 84 are connected to address bus ADR to indicate a location in dual port RAM 48 where data is to be stored. String data counter 82 is used to point to a location for storing the code bits of register means 66. Counter 84 is used to point to a location in RAM 48 for storing the counts of counters 74, 76, 78 and 80. 
     A focussing means is shown herein as latches 85 coupled to zone detector Z (FIG. 2B) and galvanometric focussing device 98 (FIG. 1). When interrogated by microprocessor 42, means 85 transmits a signal corresponding to the highest zone number intercepted by the object carrying the bar code. When a focussing number is transmitted by microprocessor 42, a latch (not shown) in means 85 is set. This setting is converted by a digital to analog converter (not shown) to an analog signal that drives the galvanometer in focussing means 98 (FIG. 1). Accordingly focussing of the laser is accomplished under processor control. 
     To facilitate an understanding of the principles associated with the foregoing apparatus, its operation will now be briefly described. With laser 10 (FIG. 1) illuminating mirror wheel 24, the &#34;X&#34; pattern 32 is traced. Reflected light and dark bars of a code that fall within &#34;X&#34; pattern 32 are reflected back to photo detector 38. As shown in FIG. 5, successive scans from one branch of &#34;X&#34; pattern 32 can traverse bar code 86 to produce a code signal. 
     Referring to FIG. 4A, the previously mentioned clock signal CLK is shown as a number of high frequency square pulses. The response of photo detector 38 in the scanner of FIG. 1 is indicated as the output CODE in FIG. 4A. A D-type flip flop (not shown) is triggered by the clock input CLK to hold the data indicated by signal CODE. A synchronous code signal is indicated as signal SYNCODE in FIG. 4A. The signal SYNCODE is combined with the clock signal CLK to produce a single pulse DECl which begins at the rising edge of signal SYNCODE and ends one clock pulse period later. A following pulse in signal DECl is produced in a similar fashion following the falling edge of signal SYNCODE. Transition signal DEC2 is a pulse delayed by one clock pulse period from signal DECl. The relationship between signal CODE and transition signals DECl and DEC2 are shown on a larger time scale in FIG. 4B. 
     Referring to FIG. 3, a code transition causes terminal DECl to latch the current count of counter 50 into register 52A. One clock pulse period later, the pulse on terminal DEC2 clears counter 50. Thus, at each code transition a new count is stored and then cleared so that a subsequent interval can be measured. It will be noted that any values stored in registers 52A and 52B are first transferred to registers 52B and 52C, respectively. Therefore between successive transitions, counter 50 counts the width of the interval detected by the scanner of FIG. 1. After each transition, the counts then ripple through registers 52A, B and C. Thus, registers 52A, B and C can be considered snapshots of the last three interval widths as determined by the scanner of FIG. 1. 
     Once register 52B has been loaded, a comparison can take place. Initially, register 52B is connected through multiplexer 56 to memory 60 to generate six outputs: the input multiplied by 1/2-20%, 1/2+20%, 1-20%, 1+20%, 2-20%, 2+20% (0.4, 0.6, 0.8, 1.2, 1.6 and 2.4). These values are used to determine if the previous count in counter 52B is about half, equal or double the currently latched count in register 52A. Thus, the memory 60 is used to set a 20% window or tolerance around each value. 
     The bottom line (Counts) of FIG. 4B, and Table 1 illustrate how the counter values latched into registers 52A, B and C are stepped through the registers so that bars can be compared to bars and spaces to spaces. Using scan 2B of Table 1 as an example, register 52B would contain a count of 19. The outputs of memory 60 would then be 8, 12, 16, 24, 32 and 48. The value in register 52A is compared against the value of register 52B in this case a first bar (1B) is compared against a first space (1S). The eighteen count value of register 52A falls, therefore, between a pair of values from memory 60, namely, 16 and 24. In response, the states of comparators 62 would indicate this bracketing to pattern means 64. It will be noted that a bar is compared to a space only in the initial phase when insufficient data is available to compare like intervals. Comparing like intervals is more desirable since in practical embodiments of printed bar codes, the width of bars will tend to be equal as will the width of spaces. But bars and spaces will not necessarily have the same width. 
     
                                           TABLE 1__________________________________________________________________________SCAN     LATCHES           CODE PATTERNTYPE    SIZE A B  C REGISTER  COMPARE                            DATA__________________________________________________________________________1B  19          MSB  LSB1S  18   19         02B  22   18      19      00     1B- 1S2S  18   22      18 19              000    1B- 2B3B  21   18      22 18             0000    1S- 2S3S  17   21      18 22             00000   2B- 3B4B  42   17      21 18            000000   2S- 3S4S  19   42      17 21            0000001  3B- 4B5B  21   19      42 17           00000010  3S- 4S 025S  40   21      19 42           00000100  4B- 5B6B  41   40      21 19           00001001  4S- 5S6S  18   41      40 21           00010011  5B- 6B7B  22   18      41 40           00100110  5S- 6S7S  38   22      18 41           01001100  6B- 7B8B  42   38      22 18           10011001  6S- 7S    42      38 22           00110011  7B- 8B 33      42 38         42__________________________________________________________________________ 
    
     The pattern means 64 determines what binary values should be loaded into the code pattern register 66 in response to the six outputs of the comparator 62. Regardless of the width of the first interval, a zero is initially written into register 66, designating the first bar as a zero. The first interval would be subsequently defined as a one by pattern means 64 if the following space was half the value. 
     After the next bar is received, the data is shifted in registers 52A, B and C, in response to the transition signal on terminal DECl. Thereafter, the value of register 52C can be compared with the value of register 52A. This process enables bars to be compared with bars and spaces with spaces. 
     After each comparison, the pattern means 64 determines from the previous state what to load into register 66 (either a zero or a one). A zero represents a narrow bar or space and a one indicates a wide bar or space. When eight bits of information are shifted into register 66 (creating a byte), the information is written into the dual port RAM memory 48 by the state means 70. In the example of Table 1, the first byte written is 02 (hex). The second byte is 33 (hex). 
     FIG. 6 illustrates the pattern detecting algorithm of the pattern means 64. The machine is a synchronous state machine. A bar or space is compared to an adjacent or alternate bar or space. If the ratio is either equal, half or twice (within tolerances), then a valid pattern is found. A pattern is invalid if none of the above comparisons are true (nothing is stored for invalid patterns). If the number of consecutive valid ratios exceeds five (up to eight) the numerical representation of these patterns, that is a binary string of ones and zeros, is saved in memory. 
     Because of the nature of the algorithm, the pattern detecting means 64 is highly fault tolerant. A variable error margin set by memory 60, is incorporated with the digital comparator circuit 62 to allow more flexible comparison of the width of bars and spaces. Because of this comparison, it is possible for a bar to vary from another bar by a large percentage and still be recognized as part of a valid pattern. In most cases, a bar is compared only with a bar and a space only with another space. This is important because most bar code label printing is breached, causing the width of the bar to vary considerably with the width of the space. 
     As shown in FIG. 6, the pattern means 64 (FIG. 3) has a total of nine unique states, labelled A-I. Pattern means 64 operates on an asymmetric clock identified as terminal XTNDEC (FIG. 3), a pulse generated on each transition between intervals and extended for five clock cycles. The operation of the pattern means 64 can be divided into two halves because only one half of the machine is active at any instant, either the left or right half. FIG. 6 clearly shows the two halves being symmetrical. The left half consists of states C, E, G and I while the right half contains states B, F, D and H. The right half of the pattern means 64 is used if the first bar scanned is determined to be narrow. Otherwise, the left half is active. 
     The function of each state is described below: 
     State A: Power-on State. Also occurs if comparison is equal in this state or if any undefined comparison occurs. 
     State F: Comparison is twice in state A, state B, or comparison is equal in state H. Also, comparison is twice AND WINDOW is low (i.e.: no string of more than four transitions is found, no data stored) in state D or state C. 
     State D: Comparison is twice in state F or comparison is equal in this state. 
     State H: Comparison is equal in state F or comparison is half in state D. 
     State B: Comparison is half in state H or comparison is equal in this state. 
     State G: Comparison is half in state A, state C, or comparison is equal in state I. Also, comparison is half AND WINDOW is low (i.e.: no string of more than four transitions is found, no data stored) in state E or state B. 
     State E: Comparison is half in state G or comparison is equal in this state. 
     State I: Comparison is equal in state G or comparison is half in state E. 
     State C: Comparison is twice in state I or comparison is equal in this state. 
     ZOUT: The signal ZOUT is the output signal from the state machine. A &#34;one&#34; will be shifted into the shift register for a wide interval, and a &#34;zero&#34; will be shifted in for a narrow interval. (A &#34;one&#34; means a wide interval.) 
     In addition to the functions described above, the LCA of pattern means 64 also contains several timing signals to load counters and store data. 
     
                                           TABLE 2__________________________________________________________________________        STRING              NARROW LABEL BADSCAN DATA    LENGTH              VALUE  POSITION                           SCAN__________________________________________________________________________1    (NO DATA)2    02  04    09    99     .0.50 03    02  33    15    99     .0.50 04    02  66    A5  22    20     .0.50 05    13  34    A7      9C        26    99     .0.50 06    9A  53    81      06        26    20     .0.50 07    94  E0    0C  21    99     .0.45 08    70  0C    14    99     .0.40 09    0C      07    99     .0.35 0__________________________________________________________________________ 
    
     State machine 70 (FIG. 3) writes latched data bytes from various registers into dual port RAM memory 48. This memory is accessed at the same time by microprocessor board 42 which permits high speed operation. While the state machine 70 stores the current data from the present scan in port ADR, DATA, the stored data from the previous scan is read by the microprocessor board 42 at the other port DA, AD. 
     Referring to Table 2, on each scan, one or more bytes of data indicating bar and space widths can be obtained. After the scanned width data are written onto bus DATA, the data in the latches and counters connected to bus DATA sequentially write the indicated string length, narrow value, label position, and the number of bad scans. For example, the third scan produces two data bytes indicating the code pattern of narrow and wide bars and spaces. The string length, however, is only fifteen bits long, indicating that the last byte has only seven valid data bits. For this scan, the narrow value stored by counter 81 is 99 which compares properly with the narrow value of the prior scan, scan number two. Similarly, the label position from counter 76 is 50 which compares properly with the prior label position value. 
     In this embodiment, the data bytes indicating the interval widths are stored between location XF00 and XFlF in the dual port RAM 48. The maximum that can be saved is thirty-two bytes (i.e. 256 transitions). The following block in memory is the string qualifier data. This block includes the narrow value, string length, label position and number of bad scans. The string qualifier data is stored between memory locations XF20 and XFCl. 
     The output from counters 74-81 are &#34;tristated&#34; so that only one uses the bus DATA at one time. Referring to the flow chart of FIG. 7A, it shows the sequence of operations of state machine 70. When initialized, state means 70 starts at step S1 (FIG. 7A). Loop I starts with a branching decision. If a transition occurs (signal DEC) and the scan is not over, branches S1 and S2 transfer control to steps S3 and S4 so that a byte of values indicating a bit pattern of bars and spaces is loaded into memory 48. The string data counter 82 which points to the appropriate address is incremented. 
     If at the next transition all scanning is completed, then loop II is executed. In loop II, the state machine 70 successively stores bytes of interval pattern data and then increments the address pointer. Steps S5 and S6 are essentially the same as previously described steps S3 and S4. In the following steps S7 and S8, the string length of counter 80 is written into memory 48 along data bus DATA. String qualifier byte counter 84 is incremented. Next, in steps S9 and S10, narrow value latch 81 is loaded into memory 48 along data bus DATA. The string qualifier byte counter 84 is incremented to indicate the next position. In steps S11 and S12, the value in label position counter 76 is loaded along bus DATA into memory 48 and counter 84 is incremented. In steps S13 and S14, the bad scans counter 74 is loaded into memory 48 along bus DATA and counter 84 is again incremented. 
     If the scan has ended, loop III is executed so that the scan number stored in counter 78 is loaded into memory 48 along bus DATA to the address indicated by counter 84 which is then incremented. 
     The actual control signals for registers and memory interface are implemented in the state means 70. The function of various timing events are described below: 
     WINDOW: Indicates a save of the current string. This occurs if the minimum string length of five is exceeded. This signal resets at the end of the string. 
     SAVSD (L5): Indicates a byte of string data was saved. This occurs when the eight-bits shift register is full or when the string is ended. 
     SAVALL (L3): Indicates all data was saved (i.e.: string data, string length, narrow value, label position, and the number of bad scans). This signal is active if the string is ended. 
     SLEQCR (L1): Determines whether the String Length Counter 80 is loaded with a &#34;1&#34; or the number of consecutive equal WIDE/NARROWS. It chooses a &#34;1&#34; if the string is ended or no string is being saved. It chooses later if the comparison to a wide is twice or comparison to a narrow is half AND the current string is not being saved. 
     LDSLC/ (L2): Synchronous load of String Length Counter (SLC). Occurs if the current string is being saved or if the comparison is JUNK. 
     LDEQ/ (L4): Synchronously loads a &#34;1&#34; into the Consecutive Equal Counter (CEC). Occurs if the comparison is not equal. 
     JUNK: Occurs if the comparison is not half, equal or twice. It also occurs if the bar/space width exceeds the preset limits. 
     SELREG2 (Mux --  sel) : Selects register 52B or register 52C for an adjacent or alternate comparison, respectively. It chooses the adjacent comparison if in state A and comparison is JUNK. It chooses later if comparison is not JUNK. 
     Because the state machine 70 is arranged as just described, each state either proceeds to the next state or does not change. Also the next state is always a new state and never a previous state. This ensures that within one iteration, no state can be active more than one time. 
     Referring to FIG. 7B, it shows the operation associated with the microprocessor board 42 of FIG. 3, when scan data is available. The flow chart in FIG. 7B is executed starting at S20, to read the scanned data bytes. Next in step S21, the string qualifier data is read: the scan count number, the string length, the narrow value, the label position and the number of bad scans. Next in step S22, the microprocessor determines whether the latest scan is equivalent to the earlier scans in label position value and narrow width value. If it is not, control returns to step S20; otherwise, control is given to step S23. In step S23, the microprocessor shifts the latest bit pattern with respect to prior bit patterns to see whether there is a matching subinterval. If there is, control is shifted to step S24; otherwise control reverts to step S20. Steps S24 and S25 are executed to store the reconstructed string. If the reconstructed string is sufficiently long, the microcomputer indicates that a complete and valid code has been assembled. This valid code once assembled, can be used in a conventional manner. 
     It will be appreciated that various modifications and alterations can be made to the apparatus just described. For example, the sequence in which various steps are performed can be altered. Furthermore, the digital circuitry can be composed of arrays as shown or may in some embodiments employ another independent microprocessor or digital signal processor. While three &#34;X&#34; patterns are illustrated, a different number can be used. The arrangement and use of mirrors can be altered depending upon the desired mode of slewing the laser beam. While the comparison between data strings is conditioned on having corresponding label positions and narrow values, in other embodiments different comparisons or no comparisons may be employed. The tolerance placed on the ratios of current to former interval widths can be varied depending upon the expected accuracy of the printed codes. While optically-readable printed labels are described, it will be understood that other media such as magnetic media may be employed instead. The illustrated digital circuits can be composed of larger or smaller scale integrated circuits without departing from the scope of the present invention. Also the speed and the dimension of the scan can be altered depending upon the particular application. 
     It will be appreciated that various other modifications can be implemented to the above described embodiment and that the foregoing shall be considered illustrative and that various modifications thereto will not depart from the scope and spirit of the present invention.