Abstract:
A synchronization detector includes a NRZI circuit for extracting edge portions of RF signals detected as binary-valued signals to form a pulse train, a counter for counting the number of channel clocks in the distance between transitions represented by the edge portions, a latch circuit operated responsive to pulses from the NRZI circuit for holding a number of previously counted channel clocks immediately preceding a current count of channel clocks, and AND gates and an OR gate for detecting synchronization signals when the combination of the channel clocks from the counter and the latch circuit is the combination of the maximum distance between transitions Tmax and Tmax-kT (k=1 or 2) of a (d, k; m, n; r) modulation code. Synchronization signals may be detected promptly even if the frame structure is increased in size to enable restoration of synchronization to be expedited when frame structure synchronization is not in order. A demodulator utilizing the synchronization signal detector is also disclosed.

Description:
This is a continuation of application Ser. No. 08/085,612 filed on Jun. 30, 1993, abandoned. 
    
    
     BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     This invention relates to a synchronization signal detector for detecting synchronization signals (or frame synchronization signals) recorded on a recording medium, a method for detecting the synchronization signals, and a demodulator for demodulating data stored on a recording medium. 
     2. Description of the Related Art 
     For a disc recording system for a so-called compact disc (CD), as one of the disc-shaped recording media, such as an optical disc, magnetic disc or a magneto-optical disc, an eight-to-fourteen modulation (EFM) system is employed. With this modulation system, data are processed on the basis of 8 bits as a unit, and the 8-bit bit string is translated into a string of 14-channel bits. 
     The recording format for a CD is shown in FIG. 12 and in Table 1, in which 24 channel bit synchronization signals (frame synchronization signals), 14 channel bit sub-coding data, 336 (24×14) channel bit data and 112 (8×14) channel bit parity data are furnished. In addition, 3 bits each are furnished as margin bits for connecting the pattern data, thus totalling 102 channel bits. Meanwhile, as one of the roles of the margin bits, the maximum distance between transition of magnetization Tmax=11 T is adjusted for not being repeated twice for the synchronization signals. The encoding efficiency and the redundancy of the present recording format are 57.1% and 42.9%, respectively. 
     
                       TABLE 1______________________________________         data channel bit______________________________________sync signals    --      24subcoding        8      14data            192    336parity           64    112margin bits     --     102total           264    588______________________________________ 
    
     The above-mentioned CD recording format is disadvantageous in that there is only one synchronization signal, margin bits are required for connecting the synchronization signals, and an exceptional bit string is set aside for the synchronization signals. 
     Meanwhile, each frame of the recording format for CD is composed of 588 channel bits, as shown above. If it is assumed that moving picture data is to be recorded on the CD-size disc, and the recording format is pursuant to the CD recording format and has a frame length longer than that provided in the CD recording format, the distance between the synchronization signals in the frame structure is increased, so that, if the frame structure synchronization is not in order, data restoration tends to be delayed. 
     OBJECT AND SUMMARY OF THE INVENTION 
     In view of the above-described status of the art, it is an object of the present invention to provide a synchronization signal detector, a method for detecting synchronization signals and a demodulator relevant to the synchronization signal detector. 
     In accordance with the present invention, there is provided a synchronization signal detector comprising means for extracting edges of RF signals detected as binary-valued signals, means for counting the number of channel clocks produced during a distance between adjacent transitions defined by extracted edges, means for holding the count of the channel clocks generated during a distance between the transitions directly preceding the distance between the transitions for which the number of pulses is currently counted, and means for detecting synchronization signals from outputs of the counting means and said holding means, using two patterns as synchronization signals, one of which is a frame synchronization signal and the other of which is a synchronization signal for at least error correction data. 
     In accordance with the present invention, there is also provided a demodulating device for demodulating a variable length code comprising a synchronization signal detector section having means for extracting edges of RF signals detected as binary-valued signals, means for counting the number of channel clocks produced during a distance between adjacent transitions defined by extracted edges, means for holding the count of the channel clocks generated during a distance between the transitions directly preceding the distance between the transitions for which the number of pulses is currently counted, and means for detecting synchronization signals from outputs of the counting means and the holding means, using two patterns as synchronization signals, one of which is a frame synchronization signal and the other of which is a synchronization signal for at least error correction data. The apparatus also comprises a timing controlling section for detecting the block boundary of said variable length code data based on detected synchronization signals, a data demodulating section for demodulating N-bit based variable length code data into M-bit based original data in accordance with a demodulation table performing an inverse conversion to the conversion prescribed by the modulation table used for encoding, based on the detected variable code length data and output data of the timing control section, and a matching section supplied with the demodulated original data and an output of the timing control section as inputs for matching the original data to an external circuit. 
     The foregoing and other objectives, features and advantages of the invention will be more readily understood upon consideration of the following detailed description of certain preferred embodiments of the invention, taken in conjunction with the accompanying drawings. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a schematic block circuit diagram showing a synchronization signal detector according to the present invention. 
     FIG. 2 illustrates a frame structure and the unit of an error correction coding according to the present invention. 
     FIG. 3 illustrates an entire recording format according to the present invention. 
     FIG. 4 illustrates an example of synchronization signals according to the present invention. 
     FIG. 5 illustrates another example of synchronization signals according to the present invention. 
     FIG. 6 illustrates conversion of NRZ data into NRZI data. 
     FIG. 7 illustrates conversion of the synchronization signals into NRZI data. 
     FIG. 8 illustrates the operation of a counter and a latch circuit of the synchronization signal detector according to the present invention. 
     FIG. 9 illustrates a synchronization pattern in NRZI representation according to the present invention. 
     FIG. 10 illustrates a more concrete operation of the counter and the latch circuit at the time of detection of synchronization signals. 
     FIG. 11 is a schematic block circuit diagram showing a decoder according to the present invention. 
     FIG. 12 illustrates a CD recording format. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring to the drawings, preferred embodiments of the synchronization detector, method for detecting synchronization signals and the decoder relevant to the synchronization detector are explained in detail. 
     Referring to FIG. 1, the synchronization detector of the present embodiment includes a non-return-to-zero inverted (NRZI) circuit 2, as edge detection means, for extracting edges of detected binary-valued RF signals to generate a pulse train, a counter 6 for counting the number of channel clocks T of the distance between transitions which is the distance between the edges extracted from the NRZI circuit 2, that is the number of channel clocks T applied via terminal 4, a latch circuit 5 operated responsive to the pulses from the NRZI circuit 2 to hold the number of channel clocks corresponding to the distance between transitions directly preceding the distance between transitions being counted by counter 6, and AND gates 7 to 12 and an OR gate 13 for detecting synchronization signals from an output of the counter 6 and/or latch circuit 5 using two different patterns as synchronization signals for error correction, with one of the patterns being used as a frame synchronization signal and the other pattern as the synchronization signal for error correction data. 
     The modulation coding employed in the present invention is a variable length coding (d, k; m, n; r) having different code word lengths depending on input data word lengths. Before proceeding to the description of the arrangement shown in FIG. 1, the variable length coding is explained. 
     The variable length coding is expressed as (d, k; m, n; r) in which d, k means a constraint imposed on a train of the same bits, d means the minimum length of a train of &#34;0&#34; bits, k means the maximum length of the train of &#34;0&#34; bits, m means the basic data length, n means the basic code length, n/m means a conversion ratio and r means the basic data length of conversion (constraint length). For example, the so-called 2-7RLL employed in a hard disc is expressed as (2, 7; 1, 2; 4) code. 
     In the present embodiment, (4, 22; 2, 5; 5) code is employed as the (d, k; m, n; r) code. 
     The data and the conversion table with the (4, 22; 2, 5; 5) code is shown in Table 2. 
     
                       TABLE 2______________________________________   data      translation code______________________________________r = 1     11          00000     10          10000     111111      000010000100000r = 2     0111        0100000000     0110        0010000000     0101        0001000000     0100        0000100000r = 3     001111      010000100000000     001110      010000010000000     001101      010000001000000     001100      010000000100000     001011      000100000100000     001010      001000010000000     001001      001000001000000     001000      001000000100000     000111      000100001000000r = 4     00011011    01000010000100000000     00011010    01000010000010000000     00011001    01000010000001000000     00011000    01000010000000100000     00010111    01000000100000100000     00010110    01000001000010000000     00010101    01000001000001000000     00010100    01000001000000100000     00010011    01000000100001000000     00010010    00100001000010000000     00010001    00100001000001000000     00010000    00100001000000100000     00001111    00010000010000100000     00001110    00100000010000100000     00001101    00100000100001000000     00001100    00100000100000100000     00001011    01000000010000100000     00001010    00001000010000100000     00001001    00010000100001000000     00001000    00010000100000100000r = 5     0000011111  0100001000010000100000000     0000011110  0100001000010000010000000     0000011101  0100001000010000001000000     0000011100  0100001000010000000100000     0000011011  0100001000000100000100000     0000011010  0100001000001000010000000     0000011001  0100001000001000001000000     0000011000  0100001000001000000100000     0000010111  0100001000000100001000000     0000010110  0100000100001000010000000     0000010101  0100000100001000001000000     0000010100  0100000100001000000100000     0000010011  0100000010000010000100000     0000010010  0100000100000010000100000     0000010001  0100000100000100001000000     0000010000  0100000100000100000100000     0000001111  0100001000000010000100000     0000001110  0100000001000010000100000     0000001101  0100000010000100001000000     0000001100  0100000010000100000100000     0000001011  0010000100000100001000000     0000001010  0010000100001000010000000     0000001001  0010000100001000001000000     0000001000  0010000100001000000100000     0000000111  0010000100000100000100000     0000000110  0010000100000010000100000     0000000101  0010000010000100001000000     0000000100  0010000010000100000100000     0000000011  0010000001000010000100000     0000000010  0001000010000010000100000     0000000001  0001000010000100001000000     0000000000  0001000010000100000100000                 0001000001000010000100000                 0000100001000010000100000______________________________________ 
    
     In the present embodiment described herein, a recording format having a frame structure which becomes larger than the frame of the above-described EFM recording format for CD is taken as an example. The recording format of the present embodiment employs a block consisting of two frames as a unit for error correction codes, as shown in FIG. 2. Table 4 shows an arrangement of a sector (=26 frames) and FIG. 3 shows an overall format. 
     
                       TABLE 3______________________________________            data  channel bit______________________________________sync signals       --      100sector mark/sector address              256     640data               1024    2560parity             256     640DC control         --      120______________________________________ 
    
     
                       TABLE 4______________________________________            data  channel bit______________________________________sync signals       --      1300sector mark/sector address               256     640data               16384   40960parity              3328   8320DC control         --      1560total              19968   52780______________________________________ 
    
     Referring to Table 3 and FIG. 2, the recording format of the present embodiment includes, in the first two frames, 100 channel bit synchronization signals, 640 channel bit sector mark addresses, 2560 channel bit data and 640 channel bit parity data. Also, there are furnished a sum total of 120 channel bits between the patterns as DC control data. Each sector includes 1300 channel bit synchronization signals, 640 channel bit sector mark sector addresses, 40960 channel bit data, 8320 channel bit parity data and 160 channel bit DC control data. The coding efficiency and redundancy of the present format are 7.6% and 22.4%, respectively. 
     According to Table 2, it can be seen that consecutive data strings translate to channel bits. These channel bits, under this code, are sets of contiguous &#34;0&#34; channel bits separated by a single &#34;1&#34; channel bit, where each &#34;1&#34; channel bit represents a transition of magnetization. By placing various data strings together, it can be seen that there is a maximum distance between transitions of magnetization (Tmax) and a minimum distance between transitions of magnetization (Tmin). Under modulation by the above-mentioned (4, 22; 2, 5; 5) code, Tmax=23 and Tmin=5. 
     For the synchronization signal (frame synchronization pattern) to use in the case of modulation by the above-mentioned (d, k; m, n; r) code, it is necessary to select a pattern in which the maximum distance between transitions of magnetization Tmax is not increased, and the minimum distance between transitions of magnetization Tmin is not excessively decreased. Also, the pattern should not appear in the modulated data and preferably the pattern has a minimum length. 
     With the present embodiment, possible examples of long run lengths (lengths of contiguous &#34;0&#34; bits) appearing in data, with the modulation by above-mentioned (d, k; m, n; r) code as the frame synchronization pattern, are those shown in FIGS. 4 and 5. 
     The examples of FIG. 4 and FIG. 5 of long run lengths with the modulation by the (4, 22; 2, 5: 5) are the stream of channel bits of . . . &#34;0100000000000000000001000000000000000000000010000000 000000000000100000&#34; . . . for the data strings of . . . &#34;0111&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0111&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0100&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0100&#34;, . . . , as shown in FIG. 4, and the channel bits of . . . &#34;0100000000000000000001000000000000000000 0001000000&#34; . . . for the data strings of . . . &#34;0111&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0111&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0101&#34;, &#34;11&#34;, &#34;11&#34;, &#34;0100&#34;, . . . , as shown in FIG. 5. 
     It is seen from FIG. 4 that, should there appear 23 T, that is 22 contiguous &#34;0&#34; channel bits, the run lengths before and after it are both 20 T, which represents the maximum value, 19, of contiguous &#34;0&#34; channel bits that can appear before or after a 23 T. It is also seen from FIG. 5 that, should there appear 22 T, that is 21 contiguous &#34;0&#34; channel bits, the run lengths before and after it cannot exceed 21 T, which represents up to a maximum value of 20 contiguous &#34;0&#34; channel bits. 
     It is seen from this that, among contiguous pattern strings each having a run length not exceeding 23 T, where T denotes the distance between bits (channel clocks), that is a run length not exceeding the maximum distance between transitions of magnetization Tmax=23 T, there are certain combinations of contiguous pattern strings which do not appear in the modulation by the above-mentioned (4, 22; 2, 5; 5) code. 
     Concrete examples of these combinations include a first combination of 22 T and 22 T (22 T--22 T), a second combination of 23 T and 21 T or 21 T and 23 T (23 T-21 T or 21 T-23 T), a third combination of 23 T and 22 T or 22 T and 23 T (23 T-22 T or 22 T-23 T) and a fourth combination of 23 T and 23 T (23 T--23 T). 
     If the number of bits is increased, pattern string combinations other than the first to fourth combinations may also be contemplated, such as 22 T-21 T--21 T combination. However, this leads to increased redundancy. For this reason, the data string combinations with the least possible number of bits are employed in the present embodiment. 
     It is mandatory that patterns which never appear in data be used as the frame synchronization signals (synchronization signals). With the present embodiment, this is taken into account when selecting the patterns of the frame synchronization signals among the above-mentioned first combination through fourth combination. 
     The frame synchronization patterns employed in the present embodiment are characterized in that the patterns can be formed by a run length (&#34;0&#34; continuation) which is less than the maximum distance between transitions of magnetization Tmax (first combination of 22 T--22 T), in that they can be formed by a combination of different run lengths inclusive of a run length equal to the maximum distance between transitions of magnetization Tmax (the second combination of 23 T and 21 T or 21 T and 23 T or the third combination of 23 T and 22 T or 22 T and 23 T) and in that they can be formed by a combination of two contiguous maximum distances between transitions of magnetization Tmax (fourth combination of 23 T and 23 T). 
     Since the present embodiment has no margin bit, such as that provided in the aforementioned CD format, the maximum distance between transitions of magnetization Tmax=23 T and the minimum distance between transitions of magnetization Tmin=5 T need to be satisfied solely by synchronization signals. Also, since the (4, 22; 2, 5: 5) code is a variable length type recording code based on the 2/5 modulation, it is desirable from hardware configuration considerations that the length in bits be equal to multiples of 5. 
     From the foregoing consideration, the following two synchronization signals have been selected for the present embodiment. 
     That is, the combination of 23 T, 21 T and 6 T is used as the synchronization signal A, while the combination of 21 T, 23 T and 6 T is used as the synchronization signal B. The 6 T of the synchronization signals A and B are due to the bits appended for tail adjustment that provides a bit length equal to multiples of 5. 
     As described above, with the recording format of the present embodiment, the frame length is longer than that with the above-mentioned CD recording format. For this reason, the parity data for error correction code is increased in volume and in need of 32 bytes in terms of data bits. 
     Consequently, if, with the recording format of the present embodiment, failure in synchronization is incurred due to readout errors, data demodulation cannot be achieved until detection of the next synchronization signals. With a larger frame length, the volume of lost data is also increased. For this reason, a frame is desirably of a shorter length. 
     In this consideration, the synchronization signals A and B are employed in the present embodiment in such a manner that the unit of parity appended for error correction coding (data and sector mark 16×10 bytes plus 32 parity bytes) may be in the form of 2 frames (with each frame being 16×5 bytes+16 bytes). That is, the synchronization signal A is used for frame synchronization and synchronization of ECC parity data, while the synchronization signal B is used exclusively for frame synchronization. 
     By using plural synchronization signals, it becomes possible for the respective synchronization signals to take charge of different functions. In this manner, the frame synchronization signal may be set so as to be arbitrarily shorter than the length of a block to which error correction code data is appended, as a result of which the error correction code data construction may be increased in the number of the degrees of freedom without being limited by the frame length. 
     The synchronization signal detector of the present embodiment is a synchronization signal detector capable of detecting the above-mentioned synchronization signals A and B. 
     Returning to FIG. 1, showing the synchronization signal detector of the present embodiment, binary-valued signals, which are RF signals, produced by an optical pickup or a magnetic head reading signal recording regions or pits recorded on a recording medium, such as an optical disc, magnetic disc or a magneto-optical disc, in accordance with the above-depicted recording format of the present embodiment, and clipped at a constant level as a threshold level, are transmitted to an input terminal 1. 
     These binary-valued RF signals are supplied to the NRZI circuit 2 which is operated based on channel clocks from terminal 4 for producing a pulse train based on extracted edge portions of the binary-valued signals. If the binary-valued RF signals are taken as so-called non-return-to-zero (NRZ) signals, having their state inverted at the boundary of the bit information, a pulse train formed by extracted edge portions may be produced by the NRZI circuit 2 inverting the signal state only when the bit information has a value of &#34;1&#34; as shown in FIG. 6 
     In other words, if the data supplied to the input terminal 1 is the NRZ data, where &#34;1&#34; and &#34;0&#34; stands for &#34;H&#34; and &#34;L&#34;, respectively the data is converted into NRZI data by the NRZI circuit 2, where &#34;1&#34; means inversion and &#34;0&#34; means non-inversion. For example, if the NRZ data is a data string consisting of 5 T, 23 T and 17 T, as shown in FIG. 7, the NRZ data is converted into NRZI data in such a manner that data &#34;1&#34; is present at the point of transition from &#34;0&#34; to &#34;1&#34; or from &#34;1&#34; to &#34;0&#34;. In the example of FIG. 7, by conversion of the NRZ data into NRZI data, four &#34;0&#34;s are arrayed during 5 T, 22 &#34;0&#34;s are arrayed during 23 T and 16 &#34;0&#34;s are arrayed during 17 T. Consequently, the aforementioned synchronization signal pattern has 22 &#34;0&#34;s followed by one &#34;1&#34; followed in turn by 20 &#34;0&#34;s, as shown in FIG. 9, or alternatively, 20 &#34;0&#34;s followed by one &#34;1&#34; followed in turn by 22 &#34;0&#34;s. 
     The pulse train from the NRZI circuit 2 is supplied to a clear terminal of the counter 6 and to a load terminal of a latch circuit 5. The channel clocks from terminal 4 are supplied to clock terminals of the counter 6 and the latch circuit 5. 
     The counter 6 has a count capacity of counting the number of the longest channel clocks of the transition patterns of the synchronization signals to be detected, and counts the number of the channel clocks T between the edges, that is the number of channel clocks between the edges (transition distances) extracted by the NRZI circuit 2. 
     The latch circuit 5 holds the count value of the counter 6 (number of channel clocks) and transmits the value of the channel clocks (count value) held thereby to the next stage each time transition of the binary-valued RF signals is incurred, that is each time an edge extracted by the NRZI circuit 2 is encountered. In other words, the latch circuit 5 holds the value of the number of channel clocks (count value) corresponding to the distance between transitions directly preceding the distance between transitions being counted by the counter 6 and transmits the thus held count value to the next stage. 
     That is, since &#34;1&#34; stands for a point of run interruption, counter 6 counts up by +1 each time &#34;0&#34; data is encountered, while latch circuit 5 holds the count value from the counter 6. Conversely, if the data is &#34;1&#34;, counter 6 is cleared, while the latch circuit 5 loads the count value from counter 5, that is the current count value. 
     The counter 6 and the latch circuit 5 are arranged in a 5-bit output configuration. That is, the output terminals of the counter 6 and the latch circuit 5 are connected to respective input terminals of AND gates 7 to 10. 
     Specifically, the output terminals of the counter 6 associated with first, second and fourth of the 0th to fourth bits of the five-bit output of the counter 6 are connected to the three input terminals of the AND gate 10, while the output terminals of the counter associated with the second and fourth bits are connected to the two input terminals of the AND gate 9. Also, the output terminals of the latch circuit 5 associated with first, second and fourth of the 0th to fourth bits of the five-bit output of the latch circuit 5 are connected to three input terminals of the AND gate 7, while the output terminals of the latch circuit 5 associated with the second and fourth bits are connected to the two input terminals of the AND gate 8. 
     The outputs of the AND gates 8 and 10 are supplied to two input terminals of a three-input AND gate 11, while the outputs of the AND gates 7 and 9 are supplied to two input terminals of a three-input AND gate 12. Outputs of the NRZI circuit 2 are supplied to the remaining input terminals of the AND gates 11 and 12. The NRZI data from the NRZI circuit 2 are used as timing signals in the AND gates 11 and 12. 
     With the present embodiment, the AND gates 7 to 10 detect 21 T or 23 T. On the other hand, the AND gates 11, 12 detect the synchronization signal when the combination of 21 T and 23 T or the combination of 23 T and 21 T is encountered and &#34;1&#34; is entered from NRZI circuit 2. 
     Outputs of the AND gates 11, 12 are transmitted to associated input terminals of the two-input OR gate 13. An ORed output of the OR gate 13 is output at output terminal 14 as a synchronization signal detection output of the present detector. 
     Specifically, the synchronization pattern consisting of the combination of 23 T and 21 T in the NRZI representation is detected as shown in FIG. 9. 
     Referring to FIG. 10, the NRZI data becomes &#34;1&#34; at a timing ta so that counter 6 is cleared to &#34;0&#34;. The latch circuit 5 holds the directly previous count value by fetching the previous count value &#34;22&#34;. At a timing tb, the synchronization signal is detected. That is, the count value becomes 20, while the latch circuit 5 holds the count value of &#34;22&#34; at a timing directly preceding timing tb. This count value, thus held by latch circuit 5, becomes the synchronization signal. If &#34;1&#34; appears in data at the timing tb, the synchronization signal is detected by the AND gates 7 to 12 and the OR gate 13. 
     It is seen from above that a 1-clock synchronization signal detection output is issued when the above data corresponding to the synchronization signal is entered. For example, when the synchronization pattern is a 23 T-21 T combination, data is NRZI representation including 22 contiguous &#34;0&#34;s and 20 contiguous &#34;0&#34;s is detected. Similarly, when the synchronization pattern is a 21 T-23 T combination, data in NRZI representation including 20 contiguous &#34;0&#34;s and 22 contiguous &#34;0&#34;s is detected. 
     The demodulating device of the present embodiment is now explained. 
     The demodulating device is a decoding device for decoding the above-mentioned variable length coded data and includes, as shown in FIG. 11, a synchronization signal detection circuit 22, arranged as shown in FIG. 1, a timing supervising circuit 23 for detecting the boundary between the blocks of the variable length coded data, based on the synchronization signals detected by the synchronization signal detector 22, and a code length detection circuit 24 for detecting the code length of the variable length coded data. The demodulating device also includes a data demodulating circuit 25 for demodulating the N-bit based variable length coded data into M-bit based original data in accordance with a demodulating table as a counterpart of the modulating table employed for variable length encoding based on the code length data detected by the code length detection circuit 24 and output data of the timing supervising circuit 23. Finally, the demodulating device includes an external interface 26 to which the original data demodulated by the data demodulating circuit 25 and an output of the timing supervising circuit 23 are entered and which effectuates matching between the original data and the downstream side circuit. 
     Referring to FIG. 11, data read out from a recording medium, such as an optical disc, are supplied to an input terminal 21. The above-mentioned synchronization signals are detected by the synchronization signal detector 22 from data supplied thereto. Based on the synchronization signals, detected by detector 22, the timing control circuit 23 generates timing signals employed for timing control during data demodulation. 
     Since it is necessary with the variable length coding to detect code length for data demodulation, the code length is detected by the code length detection circuit 24. 
     Using the code length data from the code length detection circuit 24 and the timing signals from the timing control circuit 23, the data demodulating circuit 25 demodulates data supplied to input terminal 21. Demodulated data from data demodulating circuit 25 are transmitted to the external interface 26 which effectuates matching with the downstream side circuit based on the timing signals. By way of an example, the external circuit 26 translates the 10-bit data from the data demodulating circuit 25 into 8-bit data to output the resulting data. An output of the external interface 26 is output at output terminal 27 as demodulated data. 
     It is noted that the variable length codes of the present embodiment are employed in a format employed for recording moving picture data on e.g. a compact disc (CD). 
     Although the present invention has been shown and described with respect to preferred embodiments, various changes and modifications which are obvious to a person skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention as claimed.