Abstract:
An input buffer for a semiconductor circuit is provided with a source follower circuit composed of a first FET whose gate electrode has an input connected thereto, and a second FET of the same conductivity type as that of the first FET, whose drain electrode is connected to a source electrode of the first FET directly or through at least one level-shifting diode and whose gate electrode is supplied with a control voltage. The input buffer also includes a FET inverter circuit connected to the drain electrode of the second FET directly or through at least one level-shifting diode. An output signal for the input buffer is derived from the FET inverter circuit. A particular advantage of the present invention is that it permits the input buffer to switch its output from one level to another in response to input signals falling within a predetermined voltage range regardless of logic threshold level fluctuations in the FETs and fluctuations in supply voltages coupled to the input buffer.

Description:
CROSS REFERENCE TO THE RELATED APPLICATION 
     This application relates to U.S. Application Ser. No. 629,763 filed on Sept. 6, 1983, now U.S. Pat. No. 4,563,601, issued Jan. 7, 1986, entitled &#34;LEVEL CONVERSION INPUT CIRCUIT&#34; filed by Michio Asano and Akira Masaki, and assigned to the present assignee, based on Japanese Patent Application No. 57-153901 filed Sept. 6, 1982. 
     BACKGROUND OF THE INVENTION 
     The present invention relates to input buffers, and more particularly to an input buffer for a digital integrated circuit of FETs which can receive ECL level signals. 
     As the input buffer of a digital integrated circuit constructed of FETs (field effect transistors), a circuit as shown in FIG. 1 has heretofore been employed by way of example. 
     This circuit consists of an inverter which is composed of normally &#34;on&#34; type FETs Q 3  and Q 4 , and a level shifting circuit which is composed of diodes D and a resistor R. The level shifting circuit shifts an input level V in  thereby to convert it into a voltage level capable of switching the inverter of the succeeding stage, that is, a transition logic level. 
     FIG. 2 is a graph of transfer characteristics in FIG. 1 in which a, b and c indicate the curves in the cases where the ratio W 4  /W 3  between the gate widths of the FETs Q 3  and Q 4  is set at 5, 13 and 50, respectively. In this figure, a case is illustrated where a supply voltage V SS  is set at -2 V, the threshold voltage V T  of the FET at -1 V and the level shift magnitude V S  of of the diodes D at 1.55 V. 
     As illustrated in FIG. 2, with the input buffer of FIG. 1, an input logic swing required for completely switching the output becomes smaller as the ratio between the gate width W 4  of the FET Q 4  and that W 3  of the FET Q 3  becomes greater. Here, assuming that the input signal is of an ECL (Emitter Coupled Logic) level, the output of the inverter needs to be completely switched in a range of signal levels from -1.45 V to -1.15 V. It is seen from FIG. 2 that W 4  /W 3  needs to be at least 13 (i.e. curve b) in order to satisfy the above specification. 
     In this regard, the input buffer of FIG. 1 has the following two disadvantages: 
     (1) In a case where the threshold voltage V T  of the FETs has fluctuated from the desired design level due to dispersions in manufacturing conditions etc., the input logic swing necessary for reliably switching the output increases. 
     (2) Also in a case where the supply voltage V SS  has fluctuated, the input logic swing necessary for reliably switching the output increases. 
     FIG. 3 is a graph of transfer characteristics in the case where the threshold voltage V T  has fluctuated in the circuit of FIG. 1, while FIG. 4 is a graph of transfer characteristics in the case where the supply voltage V SS  has fluctuated in the same. In FIGS. 3 and 4, a curve d indicates the transfer characteristic obtained for design values of a threshold voltage V T  =-1 V and a supply voltage V SS  =-2 V in the case of W 4  /W 3  =13, and it is the same curve as that b in FIG. 2. Curves e and f in FIG. 3 indicate the transfer characteristics obtained when the supply voltage V SS  is at a design value (V SS  =-2 V) and the threshold voltage V T  has become -1.3 V and -0.7 V, respectively. Curves g and h in FIG. 4 indicate the transfer characteristics obtained when the threshold voltage V T  is at a design value (V T  =-1 V) and the supply voltage V SS  has become -2.2 V and -1.8 V, respectively. In any case, the input necessary for reliably switching the output is about -1.6 V as a low level and about -0.9 V as a high level, that is, the logic swing becomes about 0.7 V. 
     This value is approximately double the input logic swing 0.3 V requirement which the FIG. 1 circuit was originally designed to meet in the absence of any fluctuation, and this becomes a serious problem in practical circuit operation. The value of 0.7 V corresponds to the addition of about 0.4 V to the required 0.3 V logic swing range. This 0.4 V addition is the width of the change of the input logic threshold value of the inverter, the change being attributed to the fluctuation of the threshold voltage V T  or the supply voltage V SS . In a case where the fluctuations of the threshold voltage V T  and the supply voltage V SS  have simultaneously occurred, an additional 0.4 V is added to the logic swing required for complete switching. Therefore, the input logic swing becomes 1.1 V. When the gate width ratio W 4  /W 3  is set to be smaller, the influence of the fluctuation of the threshold voltage V T  can be somewhat mitigated. However, even in this case, the input logic swing originally required increases as stated before. It can accordingly be said that, in the presence of manufacturing dispersions or supply voltage fluctuation, a signal of the ECL level cannot satisfactorily be received and operated on by the circuit of FIG. 1. 
     Although the case of using the normally &#34;on&#34; type FETs has thus far been described, a similar problem arises in a circuit employing normally &#34;off&#34; type FETs. 
     SUMMARY OF THE INVENTION 
     The object of the present invention is to solve the above described problems found in prior art input buffers, and, in particular, to provide an input buffer whose buffer output signal is less affected by a manufacturing dispersion or a supply voltage fluctuation than such prior art input buffers. Further, it is an object of the present invention to accomplish this without substantial increases in power consumption or delay time. 
     The input buffer of the present invention is characterized by including a source follower circuit which is composed of first and second FETs of the same conductivity type connected in series and in which the gate of the first FET is connected to a circuit input for receiving an input signal, and a FET inverter circuit which receives an output signal from the source follower circuit, the logic threshold value of the source follower circuit being controlled by a voltage fed to the gate of the second FET in the source follower circuit. The present input buffer has an important feature that fluctuations of the input logic threshold value of the inverter, which is the problem of the prior-art circuit, is absorbed by the source follower circuit, so the output can be switched with only an input logic swing originally required by the circuit design for operation without such fluctuations. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is an arrangement diagram of a prior-art input buffer; 
     FIGS. 2, 3 and 4 are graphs of the transfer characteristics of the circuit in FIG. 1; 
     FIG. 5 is an arrangement diagram showing an embodiment of an input buffer according to the present invention; 
     FIGS. 6 and 7 are graphs of the transfer characteristics of the circuit in FIG. 5; 
     FIG. 8 is an arrangement diagram of a control circuit showing an embodiment of the present invention; 
     FIG. 9 is a block diagram showing an example of the connection between the input buffer of FIG. 5 and the control circuit of FIG. 8; 
     FIGS. 10, 11, 12, 13, 14, 15, 16 and 17 are arrangement diagrams of the input buffers which each show another embodiment of the present invention; and 
     FIG. 18 is an arrangement diagram of a control circuit showing another embodiment of the present invention. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     FIG. 5 is an arrangement diagram of an input buffer showing an embodiment of the present invention. 
     Referring to FIG. 5, symbols Q 1 , Q 2 , Q 3  and Q 4  denote first, second, third and fourth FETs, respectively, and symbols D 2  and R denote diodes and a resistor for level shifting, respectively. In addition, symbols V SS , V SS2  and V LL  indicate supply voltages, and symbols V in , V out  and V cont  indicate voltages at an input terminal, output terminal and control voltage input terminal, respectively. In FIG. 5, the elements Q 3  and Q 4  constitute an inverter, and D 2  and R a level shifting circuit, and these are the same circuits as those formed in the prior-art input buffer shown in FIG. 1. However, in addition to the inverter and level shifting circuit, FIG. 5 includes the elements Q 1  and Q 2  which constitute a source follower circuit. Moreover, unlike an ordinary source follower circuit, this source follower circuit features the fact that current flowing therethrough can be controlled with the voltage fed to the control voltage input terminal V cont . 
     Here, for the sake of convenience, the level shift magnitude of the diodes D 2  shall be denoted by V S , the source voltage of the FET Q 1  by V 1 , and the gate widths of the FETs Q 1  -Q 4  by W 1  -W 4  respectively. In order to simplify the description, it is assumed that all the FETs are of the N-channel type and that all the threshold voltages thereof are equal and are V T  (V T  &lt;0). It is also assumed that the supply voltage V SS2  and the threshold voltage V T  are selected so as to operate the FETs Q 1  and Q 2  constituting the source follower in their saturation regions at all times. 
     Now, the operation of the circuit of FIG. 5 will be described. 
     Since the saturation condition holds for the FETs Q 1  and Q 2  constituting the source follower, the relationship of V in , V 1 , V cont  and V SS2  becomes as follows: ##EQU1## That is, V 1  becomes a voltage obtained by converting the level of the input voltage V in  by a certain value which is determined by V T , V SS2  and V cont . 
     On the other hand, the FETs Q 3  and Q 4  constituting the inverter are both saturated when the output voltage V out  becomes the transition logic level. Letting V 1TH  denote the value of V 1  at this time, namely, the input logic threshold value of the inverter, the following equation is derived: 
     
         W.sub.3 (-V.sub.T).sup.2 =W.sub.4 (V.sub.1TH -V.sub.S -V.sub.SS -V.sub.T).sup.2 
    
     Accordingly, V 1TH  is given by the following equation: ##EQU2## Letting V inTH  denote the value of V in  at this time, namely, the input logic threshold value of the circuit of FIG. 5, the following is obtained from Equations (1) and (2): ##EQU3## An apparent from Equation (3), V inTH  can be set at a desired value by selecting the control voltage V cont  as follows: ##EQU4## Accordingly, in a case where V SS , V SS2  and V T  have fluctuated; when the control voltage V cont  is changed in accordance with Equation (4) for the preset threshold value V inTH , a circuit whose transition logic level does not fluctuate is realized, and the object of the present invention can be accomplished. A method of generating this control voltage V cont  will be described later. 
     FIGS. 6 and 7 are graphs of the transfer characteristics of the circuit in FIG. 5, respectively. 
     In FIGS. 6 and 7, curves d indicate the transfer characteristic at design values, that is, at V T  =-1 V and V SS  =-2 V. Curves e and f in FIG. 6 indicate the transfer characteristics in the cases where the threshold voltage V T  has become -1.3 V and -0.7 V, respectively, and curves g and h (in FIG. 7) the transfer characteristics in the cases where the supply voltage V SS  has become -2.2 V and -1.8 V, respectively. Herein, the other constants are W 4  /W 3  =13, W 2  /W 1  =3, V S  =1.55 V and V inTH  =-1.2 V. It is understood that, in any case, the output signal is substantially completely switched when the input signal has changed from -1.45 V to -1.15 V. The above corresponds to the case where all the threshold voltages V T  of the FETs are assumed to be equal. However, even in a case where the threshold voltages V T  are not equal, the same effect can be attained by giving V cont  as follows: ##EQU5## where V T1 , V T2 , V T3  and V T4  denote the threshold voltages of the FETs Q 1 , Q 2 , Q 3  and Q 4 , respectively. 
     Next, a control circuit will be described for generating the control voltage V cont  given by Equation (4) or Equation (5). 
     FIG. 8 is an arrangement diagram showing an embodiment of the control circuit portion of the present invention. 
     Referring to FIG. 8, symbols Q 1  &#39;, Q 2  &#39;, Q 3  &#39; and Q 4  &#39; denote first, second, third and fourth FETs, respectively, and symbols D 2  &#39; and R&#39; denote diodes and a resistor for level shifting. Portions constructed of these elements are identical in arrangement to the input buffer of FIG. 5, except that the gate of the FET Q 1  &#39; is supplied with a reference voltage V ref  instead of the input voltage V in . Symbol INV designates an inverter circuit. The input logic threshold voltage of this inverter circuit INV is designed so as to become a value close to the logic threshold voltage of the output V out  of the circuit in FIG. 5. In addition, symbols D*, R* and V LL  * indicate diodes, a resistor and a supply voltage, respectively, which constitute a level shifting circuit for adjusting the output level of the inverter circuit INV to the level of the control voltage V cont . The output V CONT  &#39; of the level shifting circuit is connected to the gate electrode of the FET Q 2  &#39; so as to apply feedback to the gate electrode. The output V CONT  &#39; is also a terminal for deriving the control voltage as an output of the circuit of FIG. 8, and it is connected to the control voltage terminal V cont  of the input buffer in FIG. 5. 
     In order to simplify the description, it is assumed that the portions having the same arrangements as in FIG. 5 are given quite the same device constants and circuit constants as in FIG. 5, with the fixed voltage V inTH  being applied as the reference voltage V ref . The operation of this control circuit will be described below. 
     It is now supposed that the voltage V CONT  &#39; is equal to the potential V cont  which fulfills the condition given by Equation (4) or Equation (5). At this time, the inverter composed of the FETs Q 3  &#39; and Q 4  &#39; falls into its threshold state. Thus, when a potential V 1  &#39; fluctuates even if slightly, the output voltage of the inverter, namely, the input voltage V 2  &#39; of the inverter INV, fluctuates greatly. 
     Next, it is assumed that the control voltage V CONT  &#39; has become somewhat higher than V cont . Then, current flowing through the N-channel FET Q 2  &#39; increases to lower V 1  &#39; and to raise V 2  &#39;, so that the output of the inverter INV becomes close to the low level. Thus, the control voltage V CONT  &#39; is lowered. 
     That is, the control circuit of FIG. 8 forms a feedback circuit which functions in the direction of lowering V CONT  &#39; when this voltage has risen. Accordingly, when the control voltage V CONT  &#39; has conversely become somewhat lower, the output of the inverter INV functions in the direction of raising the control voltage V CONT  &#39;. In this way, the control voltage V CONT  &#39; settles to a value close to V cont , so that a control voltage which is stable against the fluctuations of the threshold voltage V T  and the supply voltage V SS  can be attained. 
     FIG. 9 is a block diagram showing an embodiment for connecting the control circuit of FIG. 8 to the input buffers of FIG. 5. As shown in FIG. 9, the control circuit of the present invention can also supply a control voltage to a plurality of input buffers. In the figure, numeral 10 designates an ECL LSI, and numeral 20 a FET LSI. Numerals 11, 12 and 13 indicate output buffers within the ECL LSI 10, numerals 14 and 15 input buffers within the ECL LSI 10, numerals 21, 22 and 23 the input buffers of the present invention as shown in FIG. 5, these input buffers constituting input buffers within the FET LSI 20, numerals 24 and 25 output buffers within the FET LSI 20, and numeral 26 the control circuit of the present invention as shown in FIG. 8. 
     It has been described that, in FIG. 8 or the control circuit, the portions having the same arrangements as in FIG. 5 or the input buffer are quite the same circuits. However, when the following conditions hold, that is, when the portions in both the figures are similar with respect to currents, these portions need not be quite the same: 
     
         V.sub.T1, V.sub.T2, V.sub.T3, T.sub.T4, W.sub.1 /W.sub.2, W.sub.3 /W.sub.4 (FIG. 5) 
    
     
         =V.sub.T1 &#39;, V.sub.T2 &#39;, V.sub.T3 &#39;, V.sub.T4 &#39;, W.sub.1 &#39;/W.sub.2 &#39;, W.sub.3 &#39;/W.sub.4 &#39; (FIG. 8)                              (6) 
    
     In this case, the level shift magnitudes of the diodes D 2  in FIG. 3 and the diodes D 2  &#39; in FIG. 8 need not be equal to each other. When they are not equal, a voltage obtained by subtracting the difference of the level shift magnitudes from the voltage V inTH  may be applied as the reference voltage V ref . It is impossible to make the threshold voltages V T  of the respective FETs exactly equal. However, with regard to the dispersion of the threshold voltages V T  of FETs which are simultaneously manufactured within a single LSI chip, relative fluctuations between such FETs can be made smaller than absolute fluctuations from a design value. In addition, the input logic threshold value of the inverter INV has been set at a value close to the transition logic level of the output voltage V out  of the circuit in FIG. 5. However, insofar as it lies between the low level and high level of the output voltage of the circuit in FIG. 5, the fluctuation of the supply voltage is amplified to change the control voltage V CONT  &#39;, and the inverter INV operates as described above. When this condition is fulfilled, the constituent circuits for each stage of the inverter INV, the number of constituent stages of the inverter and the types of power sources to be used may be chosen in any manner desired. Further, it is sometimes the case that the number of the diodes D* changes depending upon the output levels of the inverter INV. In some cases, the output of the inverter INV is directly connected to the control voltage V CONT  &#39; and the gate of the FET Q 2  &#39;, to dispense with the diodes D*, resistor R* and supply voltage V LL  *, or the sense of the diodes D* becomes opposite to that shown. 
     In the circuits of FIGS. 5 and 8, the supply voltages V SS  and V SS2  or the supply voltages V LL  and V LL  &#39;, V LL  * may well be equalized. 
     FIGS. 10, 11, 12, 13, 14, 15, 16 and 17 are arrangement diagrams of input buffers which each represent another embodiment of the present invention. 
     The embodiment of FIG. 10 is such that, in the arrangement of FIG. 5, the level shifting circuit composed of the diodes D 2 , resistor R and voltage source V LL  is replaced with diodes D 1  connected in series between the FETs Q 1  and Q 2 , so as to derive the output of the source follower circuit from between the diodes D 1  and the FET Q 2  and to supply it to the inverter circuit of the succeeding stage. The embodiment of FIG. 11 is such that, in the arrangement of FIG. 5, diodes D 1  are further connected in series between the FETs Q 1  and Q 2 , so as to derive the output of the source follower circuit from between the diodes D 1  and FET Q 2  and to supply it to the inverter circuit of the succeeding stage through the diodes D 2 . The embodiment of FIG. 12 is such that, in the arrangement of FIG. 5, the level shifting circuit composed of the diodes D 2 , resistor R and voltage source V LL  is omitted so as to directly supply the inverter circuit of the succeeding stage with the output of the source follower circuit derived from between the FETs Q 1  and Q 2 . The embodiment of FIG. 13 is such that, in the arrangement of FIG. 11, the FET Q 3  is replaced with a resistor R 3 . The embodiments of FIGS. 14, 15, 16 and 17 are such that, in the arrangement of FIGS. 5, 10, 11 and 12, a coupling capacitor C is connected between the input end V in  (the gate electrode of the FET Q 1 ) of the source follower circuit and the input end (the gate electrode of the FET Q 4 ) of the inverter circuit, respectively. 
     The effect of the present invention is similarly achieved even when the circuit of FIG. 5 or the same constituent portions in FIG. 8 as in FIG. 5 is/are replaced with the circuit shown in FIGS. 10, 11, 12, 13, 14, 15, 16 or 17. The circuit to be used as the input buffer, and the circuit to be used as a part of the control circuit can be selected from among FIGS. 5, 8, 10, 11, 12, 13, 14, 15, 16 and 17 independently of each other. At this time, the relations to be met by the FET device constants and circuit constants of the circuit for use as the input buffer and the circuit for use as a part of the control circuit are the same as the relations of Equation (6) mentioned before: 
     
         V.sub.T1, V.sub.T2, V.sub.T3, V.sub.T4, W.sub.1 /W.sub.2, W.sub.3 /W.sub.4 (input buffer) 
    
     
         =V.sub.T1 &#39;, V.sub.T2 &#39;, V.sub.T3 &#39;, V.sub.T4 &#39;, W.sub.1 &#39;/W.sub.2 &#39;, W.sub.3 &#39;/W.sub.4 &#39; (control circuit)                     (7) 
    
     In this case, the description previously given still holds true by considering the voltage drop V S  to be the level shift magnitude of the diodes D 1  for the circuit of FIG. 10, to be the sum of the level shift magnitudes of the diodes D 1  and D 2  for the circuit of FIG. 11, ahnd to be 0 V for the circuit of FIG. 12. It is a matter of course that the niumber of the diodes D 1  or D 2  in FIGS. 5, 10, 11, 14, 15 or 16 may be any number of at least one. 
     The effect of the present invention applies even when the resistor R 3  is substituted for the FET Q 3  in FIGS. 5, 10, 11 or 12. While the circuit of FIG. 13 is the example of such substitution for the circuit of FIG. 11, similar substitutions for the circuits of FIGS. 5, 10 and 12 are possible as well as for the control circuit for FIG. 8. Thus, the substitution can be performed for both the input buffer and the control circuit, and the conditions of Equation (7) become as follows: 
     
         V.sub.T1, V.sub.T2, V.sub.T4, W.sub.1 /W.sub.2, R.sub.3 ×W.sub.4 (input buffer) 
    
     
         =V.sub.T1 &#39;, V.sub.t2 &#39;, V.sub.T4 &#39;, W.sub.1 &#39;/W.sub.2 &#39;, R.sub.3 &#39;×W.sub.4 &#39; (control circuit)                       (8) 
    
     In a case where the circuit without any substitution has the following conditions: ##EQU6## the control voltage V cont  given by Equation (4) becomes independent of the threshold voltage V T , as follows: ##EQU7## Since the four FETs Q 1 , Q 2 , Q 3  and Q 4  in one input buffer can be brought closer than the distance between the input buffer and the control circuit, the dispersion of the threshold voltages V T  can be made still smaller than in the case of the conditions of Equation (6). Accordingly, a more remarkable effect can be expected. 
     FIG. 18 is an arrangement diagram showing another embodiment of the control circuit portion of the present invention. 
     When the supply voltages V SS  and V SS2  are equal and fluctuate only by a small amount, it is possible to employ simple arrangement shown in FIG. 18 as the control circuit. In the FIG. 18 arrangement, the level shifting diodes D&#39; and resistors R a  and R b  are connected in series so as to derive the control voltage V CONT  &#39; from between the resistors R a  and R b . 
     In FIG. 18, in a case where the ratio of the resistances R a  and R b  is set so that R a  /R b  =√W 2  /W 1  -1 may hold and where the number of the diodes D&#39; and the values of the resistances R a  and R b  are determined so that the level shift magnitude V S  &#39; of the diodes D&#39; may become equal to (V S  -V inTH ) in Equation (10), the control voltage V CONT  &#39; becomes as follows: ##EQU8## 
     Equation (11) agrees with V cont  resulting when V SS2  =V SS  is assumed in Equation (10). 
     Any of the level shifting resistors R use in the various embodiments, except the simple control circuit shown in FIG. 18, can be replaced with any desired current limiter. One example is a FET whose source electrode and gate electrode are connected in common. 
     Further, although all the FETs used in the respective embodiments have been of the N-channel, they all may well be P-channel FETs, with the polarities of the diodes and the supply voltages reversed. 
     When, as shown in FIGS. 14, 15, 16 or 17, the coupling capacitor C is connected between the input terminal V in  and the gate electrode of the FET Q 4 , an increase in the delay time can be reduced. Needless to say, the connection of such a coupling capacitor C is also applicable to circuits in which the FET Q 3  is replaced with the resistor as shown in FIG. 13. 
     With some constants selected, it is sometimes a concern that the control circuit will oscillate. For avoiding this drawback, it is effective to connect a capacitor between the terminal of the control voltage V CONT  &#39; and the power source. 
     While, in the embodiments described, the case of receiving an input signal of the ECL level has been given, a signal of any desired level can be received by altering the voltage to be applied as the reference voltage V ref  of the control circuit. 
     As described above, the present invention can realize an input buffer less susceptible to manufacturing dispersions or supply voltage fluctuations, without increasing power consumption or delay time. Therefore, the invention is very effective when applied to any sort of FET integrated circuit such as GaAs MESFETs or Si MOS devices.