Abstract:
A method of detecting collisions and controlling safety devices utilizing a capacitive deceleration sensor and a circuit which forms the sensor output signal as well as an analog/numerical converter, a calculator and an actuator controlled by a numerical calculator. The numerical calculator processes the numerical signal which represents the deceleration output from the converter and calculates a weighted acceleration, a mean value for the weighted acceleration, and an algorithm equal to the sum of the mean value and a variable correcting term. This process triggers the actuator when the algorithm exceeds a predetermined threshold.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to a procedure and an automatic system for detecting collisions and for controlling devices which provide for the safety of passengers aboard a vehicle. 
     2. Description of the Prior Art 
     Known systems of this type exist which use one or more sensors which deliver a signal that varies continually with acceleration, safety devices which electromagnetically unlock the door of a vehicle, pyrotechnically controlled devices which trigger the inflation of protective air bags, mechanically and/or pyrotechnically controlled seat belt retractors, seat belt releasing systems, or others, such as an electronic circuit which calculates from accelerometric data provided by sensors certain parameters whose values control the release of security device(s). 
     Systems of the latter type represent a more or less satisfactory compromise between rapid safety device release in the event of an actual vehicle crash and a minimalization of the risk of untimely release under the influence of various paracitic shocks such as jolts or shocks caused when the vehicle is running over bad pavement (potholes, cobble stones, etc.) 
     The present invention provides a procedure and a system which assure improved immunity against the abovementioned acceleration or paracitic shocks while providing more rapid release in the event of an actual crash. 
     SUMMARY OF THE INVENTION 
     The objection of the present invention is to provide a procedure for detecting collisions and for controlling the safety devices for the passengers in a vehicle, in which the decelerations to which the vehicle is subjected are continuously measured. The measurement signal obtained in this manner is converted into a numerical signal (γ) representing the deceleration of the vehicle. The numerical signal (γ) is then processed compared with predetermined values. The release of the safety devices are signaled as a function of the result of the comparison, wherein cycles which have a constant duration, effect operations according to which a weighted acceleration value (γp) is calculated based on the numerical deceleration signal (γ) and at least one of three constants (Δ 1 , Δ 2 , Δ 3 ). An exponential mean value (S n ) is compared to at least a first (S 1 ) and a second (S 2 ) predetermined value, and one of the constants (Δ 1 , Δ 2 , Δ 3 ) is chosen for the weighted acceleration calculation (γp) during the following cycle as a function of the result of the comparison. Each time that the exponential mean value (S n ) successively exceeds the first predetermined value (S 1 ) and the second predetermined value (S 2 ), a correcting term is calculated whose value is a function of the time between the successive excessions of the two predetermined values (S 1 , S 2 ), while the calculated value is retained as the correcting term as long as the exponential mean value (S n ) remains equal to or greater than the first predetermined value (S 1 ) and a zero value is given as the correcting term if the exponential mean value decreases below the first predetermined value (S 1 ). An algorithm (Algo) is then calculated equal to the sum of the exponential mean value (Sn) and the correcting term, the algorithm is compared to at least one threshold value (D 1 ) and certain of said safety devices are released if said algorythm is greater than said threshold value (D 1 ). 
     According to one characteristic of the invention the weighted acceleration (γp) is calculated by comparing the value of the numerical deceleration signal (γ) to the sum of the weighted deceleration (γp) and the constant (Δ 1 , Δ 2 , Δ 3 ) calculated during the preceding cycle and by giving the weighted acceleration the value of that sum if the value of the numerical deceleration signal (γp) is greater than that sum, and by giving it the value of the numerical deceleration signal (γ) if the latter is less than or equal to that sum. 
     According to another characteristic of the invention, the exponential mean value is calculated according to the formula: 
     
         S.sub.(n+1) =S.sub.(n) +γp-(S.sub.(n) /α) 
    
     wherein S.sub.(n+1) represents the actual value of the exponential mean value, S.sub.(n) represents the value of the exponential mean value calculated during the preceding cycle, (γp) represents the value of the weighted acceleration which is to be calculated at the beginning of the following cycle, and α is a constant. 
     According to another characteristic of the invention the value of the correcting term is calculated by means of a counter which is set at a predetermined number (C o ) when the exponential mean value (S n+1 ) exceeds the first predetermined value (S 1 ) and which is computed in each cycle. The computation by the counter being interrupted when the exponential mean value (S n+1 ) exceeds the second predetermined value (S 2 ) after having exceeded the first (S 1 ) or when the counter reading reaches a value of zero. The correcting term being a function of the computation of the counter at the moment of the interruption multiplied by a coefficient (2 1 ). 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     Other characteristics and advantages of the invention will be disclosed by the description which will describe two different embodiments given solely by way of an example and illustrated by the attached drawings, wherein: 
     FIG. 1 is a synoptic diagram illustrating the general structure of the system according to the invention; 
     FIG. 2 is an electrical diagram essentially illustrating an embodiment of the circuit of the system shown in FIG. 1; 
     FIG. 3 illustrates a timing device used in the system of FIG. 1; 
     FIG. 4 is a chronogram showing the output signals H 1  to H 8  of the timing device in FIG. 3; 
     FIGS. 5 to 8 together constitute a cable calculator used with the timing device in FIG. 3 in a first embodiment of the system in FIG. 1; 
     FIGS. 9 to 12 together constitute an algorithm illustrating the functioning of the method according to the invention in the case where it is used with a micro-programmed calculator, according to a second embodiment of the system in FIG. 1. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     Referring now to the drawings, wherein like reference numerals designate identical or corresponding parts throughout the several views, and more particularly to FIG. 1 thereof, the collision detection and control system comprises one or more acceleration sensors 1, for example of the piezoelectric type, which provide an electric signal which varies continuously with acceleration. This signal is carried by a lead 50 to a forming circuit 2 whose output is connected to a numerical-analog converter 3 by way of lead 51. The output of the converter 3 is connected by a data generation bus 52 to a calculator 5. 
     The calculator 5 is also connected to the converter 3 by the leads 53 and 54 which are respectively intended to transmit the output of the numerical-analog conversion and the converter reading. The calculator 5 comprises a diagnostic output 55, a default signal output 56 (not shown) and a control connection 57 of sensor 1 connected to the forming circuit 2. 
     The calculator 5 also comprises control outputs 58, 59, 60 connected to corresponding actuators A 1 , A 2 , A 3  by means of a power amplifier 6, and the diagnostic inputs 61, 62, 63 associated respectively with the actuators A 1 , A 2 , A 3 . Although three actuators are depicted in FIG. 1, there can be a greater or lesser quantity of them, as well. 
     Referring now to FIG. 2, the sensor 1 is connected to the positive input of an amplifier 100 by means of lead 50 and a resistor 101. This positive input is also grounded through resistor 102, with which a condensor 103 is connected in parallel, and a transistor 107 connected with a common emitter. The base of the transistor 107 is connected to control lead 57 of the sensor, and its collector is polarized by a potentiometer made up of two resistors 104 and 105 connected in series between a voltage regulator 106, furnishing a reference voltage Vref, and the ground. This reference voltage Vref is applied to the numerical/analog converter 3, just as the output 51 of the amplifier 100, connected to its own negative input, is connected to the input of the converter 3. 
     As shown in FIG. 5, the data generation bus 52 is connected to the input of a register 300 which also receives the H 1  signal of the timing device 200 as shown in FIG. 3. The output of the register 300 is connected, on the one hand to one input of a numerical comparator 314, and on the other hand to a multigate tri-state 302. The tri-state 302 is connected to a multigate tri-state 301 by an invertor 303 and the gates 301 and 302 are connected together to the input of a master-slave type register 304 which receives the timing device signal H 3 . 
     The output 353 of the register 304 is applied to one input of an adder 311 whose other input receives one of the three numerical constants Δ 1 , Δ 2 , Δ 3  generated at 305, 306 and 307 and selected by the multigate tri-states 308, 309 and 310 respectively. 
     The output of the adder 311 is connected to the input of a master-slave register 313 which receives the timing device signal H 2 . The output of the register 313 is applied, on the one hand to the other input of the numerical comparator 314, and on the other hand to the multigate 301. Finally, the output 358 of the numerical comparator 314 and the &#34;carry&#34; output 357 of the adder 311 are connected to the input of one OR gate 312 whose output is connected to the input of the gate 302 and the inverter 303. 
     Now referring to FIG. 6, the output 353 of the master-slave register 304 is also connected to an input of an adder 401 whose other input is connected to the output of a register 400 which receives the timing device signal H 5 . The output 450 of the register 400 also drives a divider 402 which divides the value Sn contained in the regester 400 by a number α equal to 2 k , k being preferably a whole number. The output of the adder 401 and that of the divider 402, inverted by an inverter 403, are connected to the inputs 451, 453 of an adder 404 also provided with a &#34;carry&#34; input 454. The output of the adder 404 is connected to the input of a master-slave register 405 which receives the timing signal H 4  and whose output 456 drives the input of the register 400. 
     As shown in FIG. 7, the output 456 of the register 405 drives one of the two inputs of each of the two numerical comparators 501 and 502 whose other inputs are driven respectively by the S 1  and S 2  signals representing the predetermined numerical constants. The output 551 of the comparator 501 drives one input of an AND gate 507 by means of an invertor 503, one input of a second AND gate 506, and one input of a third AND gate 505. The AND gate 507 receives at its second input the timing signal H 7  and its output 556 drives the charged input of a counter 509 which also receives the timing signal H 6 . The AND gate 506 exhibits two other inputs of which one is connected to the output 552 of the comparator 502 by means of an inverter 504 and whose other is driven by the output 558 of the counter 509 which delivers a binary signal &#34;0&#34; or &#34;1&#34; according to whether the count in the counter is equal to or different than zero. The output 557 of the AND gate 506 drives the counting authorization input of the counter 509 whose output 560 drives a multiplier by 2 1 , 1 being preferably a whole number. 
     In addition, the second input of the AND gate 505 is connected to the output of the inverter 504 and its output 553 drives the multigate tri-state 309 which selects the constant Δ 2 . The multigate tri-state 308 which selects the constant Δ 1  is that one driven directly by the output 554 of the inverter 503. Finally, the multigate tri-state 310 which selects the constant Δ 3  is directly driven by the output 552 of the numerical comparator 502. 
     This output 552 is also connected to the input which sets at 1 and RS (flip-flop circuit) 508 whose zero setting input is controlled by the output of the inverter 503. 
     Also in reference to FIG. 8, the output 562 of the RS (flip-flop circuit) 508 drives one input of a multigate tri-state 600 and, by way of an inverter, one input of one other multigate tri-state 601 whose other input is grounded. The other input of the multigate 600 is driven by the output of the multiplier 510 by 2 1  and the outputs of the gates 600 and 601 are connected together to one input of an adder 602. The other input of this adder 602 is driven by the output 456 of the register 405. 
     The adder 602 produces at its output 651 a signal representing the value of the algorithm calculated in the circuit previously described and this algorithm is compared to the values D 1 , D 2 , and D 3  in three numerical comparators 603, 604 and 605. These comparators drive respectively the flip-flop circuits D 606, 607 and 608 also receive the timing signal H 8  and respectively control the monostables 609, 610 and 611 whose respective outputs constitute the control outputs 58, 59 and 60 of the calculator 5. 
     In operation, the acceleration signal generated by the sensor 1 is amplified and filtered by the circuit 2. The numerical analog converter 3 furnishes the calculator 5 a numerical acceleration value. 
     The function of the calculator is to process the signal and to release, if necessary, one or more of the control actuators 58, 59, 60. In addition the calculator 5 diagnoses any eventual failure of said actuators through the inputs 61, 62, 63. In the event of failure, the failure indicator is activated by output 56 and the type(s) of failure are indicated at the diagnostic output 55 where a message, in the form of bits emitted in a series, signals the failure(s) that have been detected. 
     The calculator 5 regularly samples the acceleration signal by means of the connection 53. 
     FIG. 2 deals with the forming of the acceleration signal. The piezo-electric sensor is polarized by means of resistors 101, 102, 104, 105 and the regulator 106. The latter allows the converter 3 to provide the positive or negative acceleration values; accelerations are considered positive when the vehicle decelerates. The condensor 103 serves to eliminate high frequencies, and its capacity is much lower than that of the sensor 1. The resistors 102 and 102 are high enough to conserve the low frequencies used to detect a collision. The amplifier 100 is mounted as a follower in order to provide a very high input impedance. When leaving the amplifier 100 the signal is in a form to be processed by the numerical analog converter 3. 
     During normal operation, the transistor 107 is blocked. In order to assure the control of the sensor, for example when starting, the transistor 107 is saturated by the calculator by way of the connection 57. Then the sensor is polarized at OV. The transistor 107 is then blocked. The sensor, acting basically as a capacitor, experiences an exponential charge toward the level defined by the voltage Vref and the resistors 104 and 105. 
     The calculator verifies by means of the converter 3 whether the measured signal agrees with a tolerance near to a level according to an exponential defined by the capacity of the sensor, the resistors 101, 102, 104 105 and the voltage Vref as soon as the transistor 107 is blocked. In other words, the calculator 5 renders the transistor 107 conducting in order to polarize the sensor 1 at a zero voltage for a predetermined period of time, then renders the transistor 107 non-conducting in order to charge the sensor at a predetermined polarization and compares the sensor charge level to a predetermined charge level. 
     FIGS. 3 and 4 explain the function of the timing device 200 which guides all the operations of the system. The timing device 200 provides eight output signals (FIG. 4) which define eight sequential contingencies used in the function of the calculator. 
     The eight outputs H 1  to H 8  are numbered in chronological order. One period of the system is defined by the succession of these eight contingencies in the course of which an acceleration value is read. This value enters in the calculation of a new algorithmic term. When this calculation is made the decision is taken whether or not to activate one or more actuators designed to provide for the protection of the passengers. 
     The circuit in FIG. 5 causes the calculation of a weighted acceleration γp calculated from the acceleration γ provided by the converter 3. The weighted acceleration is such that the positive increment between two successive weighted acceleration terms is limited to a positive value Δ. In contrast the weighted acceleration is not limited with regard to the amount of decrease. Initially, in a stable regime, γp=γ. In the event there is a change in γ during a shock for example, one has the following: 
     
         γp(n+1)=γ(n+1) if γ(n+1)≦γp(n)+Δ: 
    
     in the opposite case: 
     
         γp(n+1)=γp(n)+Δ 
    
     (n) and (n+1) represent the order of scrutiny and (n+1) is the scrutiny which follows that of the order of (n). 
     It is this calculation that is carried out by the elements in FIG. 5. At the timing impulse H 1 , the value of γ provided by the converter 3 is captured in the register 300. 
     The weighted acceleration of the preceding period is presented in the master-slave type register 304. The adder 311 produces the sum γp (n)+Δ which is captured in the register 313 at the timing impulse H 2 . It is evident that the value Δ is chosen among the three values Δ 1 , Δ 2 , Δ 3  of blocks 305, 306, 377. The computation is carried out by the gates 308, 309, 310 of which only one is opened by means of the outputs 554, 553, 552. 
     In the case where the adder 311 passes its capacity by the value of the result Δp (n)+Δ, its carry output 357 is set at &#34;1&#34;. 
     The value γp (n)+Δ remaining in the register 313 is compared in the comparator 314 with the value γ(n+1) issued from the register 300. If γ(n+1)≦γp (n)+Δ the output 358 is set at &#34;1&#34;. 
     The &#34;OR&#34; gate 312 opens the multigate tri-state 302 if the result γ(n+1)≦γp (n)+Δ or if there is any reverse in 357. The multigate tri-state 302 sends a value γ(n+1) to the register 304 which captures this value at the H 3  timing impulse. The multigate tri-state 301 is then closed by means of the inverter 303. 
     In the opposite case where neither of the outputs 357 or 358 is at &#34;1&#34;, that is if the progression of γ(n+1) is such that: 
     
         γ(n+1)&gt;γp(n)+Δ, 
    
     the multigate is open and presents the result γp (n)+Δ to the register 304 which replaces the value γp (n) with the new value γp (n+1)=γp (n)+Δ at the H 3  timing impulse. 
     The weighted acceleration value γp is taken up again for the following calculation at the output 353 of the master-slave register 304. 
     The circuit in FIG. 6 carries out the calculation of a series of terms S.sub.(n) such that: 
     
         S.sub.(n+1) =S.sub.(n) +γp(n+1)-(S.sub.(n) /α) 
    
     where α is a constant. The series S.sub.(n) is an exponential mean value of the weighted acceleration γp (n) with multiplicative coefficient α. In effect: 
     
         S.sub.(n) =S.sub.(n+1) if S.sub.(n) =α·γp(n+1). 
    
     The object of the multiplicative coefficient is to conserve the entire definition provided by the converter 3. An ordinary exponential mean value would consist of dividing the two terms γp (n+1) and S (n) by the constant α. For the sake of convenience the constant α is preferably a power of the integer 2: α=2 k , k being preferably a whole number. 
     The divider 402 in this case is realized by a simple shift of connections 450 containing the binary information of the register 400 representing the term S.sub.(n). 
     The term S.sub.(n) /α is complemented by the multi-inverter 403. The adder 401 determines the sum S.sub.(n) +γp. The adder 404 determines the sum (S.sub.(n) +γp)+(S(n)/α)+1 by means of inputs 451, 453 and the carry input 454. 
     The term (S.sub.(n) /α)+1 represents in fact -(S.sub.(n) /α). 
     At the timing impulse H 4 , the value S.sub.(n+1) =S.sub.(n) +γp-(S(n)/α) is captured in the register 405. At the timing impulse H 5 , the register 400 is brought into play with the new value S.sub.(n+1) which will serve as the basis for calculation during the following period. 
     FIG. 7 explains the selection of the weighting constants Δ 1 , Δ 2 , Δ 3  and the mode of calculating a correction or correcting term present in the multi-connection 561. 
     The term S.sub.(n+1) in the present series at 456 is compared with two numerical values S 1  and S 2  with the aid of the numerical comparators 501 and 502 which respectively deliver a level &#34;1&#34; to the connections 551 and 552 if, respectively, S.sub.(n+1) is greater than S 1  and S 2 . 
     The inverter 503 and the AND gate 505 allow the following selections: 
     Δ 1  if S.sub.(n+1) &lt;S 1   
     Δ 2  if S 1  ≦S.sub.(n+1) &lt;S 2   
     Δ 3  if S.sub.(n+1) ≧S 2   
     by means of the connections 554, 553, 552. 
     The correction calculation is carried out as follows: 
     When S.sub.(n+1) reaches the threshold S 1  and the timing impulse H 7  is present, the counter 509 is charged with an initial value Co. At each period where S 1  ≦S.sub.(n+1) &lt;S 2 , the output 557 authorizes the counter 509 to count one unit when the H 6  timing impulse occurs. The authorization at 557 is generated by means of the &#34;AND&#34; logic gate 506 and the inverter 504. If the counter reaches the value of 0, the counting authorization is canceled by means of the output 558 which provides a &#34;0&#34; level if the counter reaches 0. The value C present in the counter is multiplied by a coefficient B=2 1  (1 is preferably an integer) by the block 510. The block 510 consists in this case of a shift of the binary information in the counter 509 to the left by introducing the &#34;0&#34; levels in the lighter weight connections. 
     The RS type flip-flop circuit 508 permits the authorization or inhibition of the correction previously calculated: 
     the correcting term is authorized if S.sub.(n+1) exceeds threshold S 2  ; 
     the correcting term is inhibited if S.sub.(n+1) falls below the S 1  threshold. 
     Thus, it is evident that the correcting term is all the more important when the number of sampling periods is small between the point where the threshold S 1  is passed and that of the threshold S 2 . If the number of periods between the passing of threshold S 1  and that of threshold S 2  is greater than or equal to the number Co, the correction is zero. 
     When the correcting term has been calculated and authorized, it remains constant as long as S.sub.(n+1) ≧S 1 , but it takes a zero value if S.sub.(n+1) decreases below S 1 . 
     Furthermore, as long as the series S.sub.(n+1) does not reach the S 2  threshold, the correction is not taken into account. This guarantees good immunity to small shocks even if they are hard. 
     The circuit in FIG. 8 carries out the calculation of the final algorithm and the release of the actuators with different thresholds. 
     The adder 602 sums up the term S.sub.(n+1) and the correction present at the output 561 of the multiplier 510 if the &#34;authorization of the correcting term&#34; output at 562 is at &#34;1&#34;. One or the other of the multigate tri-states 600 and 601 is selected after adding or not adding the correction. The algorithm resulting at 651 is compared with three thresholds D 1 , D 2 , D 3 , for example, corresponding to the protection adapted to the intensity of the shock. Comparison information is not captured until the H 8  timing impulse by the D type flip-flops 606, 607 and 608 captures a high level corresponding to the necessity of releasing a group of actuators, the monostables 609, 610 or 611 assure that the order of release is maintained for a long enough time to permit the effective release of the actuators concerned (pyrotechnic charge or unlocking the doors, for example). 
     FIGS. 9, 10, 11 and 12 explain the procedure for detecting shocks and releasing according to the invention in the situation where the calculator used is of the microprocessor type. 
     In FIG. 9, the sequence of operations begins when tension is applied. A control sequence for the sensor(s) and actuators is carried out at the very beginning. An initialization phase follows, for example: 
     γ=γp=γo 
     R=o 
     Δ=Δ 1   
     S n  =S n+1  =α·γo 
     This phase also includes: 
     measuring the stabilized level of the S.sub.(n) series, defined by the polarization of the motor starting sensor; 
     calculating the thresholds D 1 , D 2 , D 3  by differentiation with the measured stabilized level; 
     starting a conversion for the converter 3. 
     The following is a cycle which includes a reading of the acceleration, calculating the formation of the algorithm and the release decision for one or more groups of actuators. 
     Beginning of the cycle: 
     calculation of γp+Δ 
     reading the value of γ in the numerical analog converter 
     storing these values in a register; 
     starting a conversion of the numerical analog converter 
     calculation of γ-(γp+Δ) 
     If this term is positive do γp=γp+Δ 
     If not, do γp=γ 
     calculation of S.sub.(n) /α by shifting the bits in a register (α being a power of 2); 
     calculation of S.sub.(n) +γp-(S.sub.(n) /α) 
     doing S.sub.(n) =S.sub.(n+1) 
     The sequence of the cycle is illustrated by FIG. 10 which is a logical sequence of FIG. 9. It consists of: 
     testing whether S n  ≧S 1   
     If the condition is not satisfied, doing R=0, R being a &#34;flag&#34; capable of taking one of three values 0, 1 or 2, 
     Δ=Δ 1   
     Correction=0 
      and jumping to &#34;Algo=S n  +correction&#34; which constitutes the phase of calculating the algorithm. 
     If the condition is satisfied: 
     do Δ=Δ 2   
     test whether R=0 
     If the condition is satisfied do 
     R=1 
     C=Co (Co entire value) 
      and jump to &#34;algorithm calculation&#34;. 
     If the condition is not satisfied, 
     test whether R=1: 
     If the condition R=1 is not satisfied, jump to &#34;algorithm calculation&#34; 
     test whether Sn≧S 2   
     if the condition is fulfilled, let Δ=Δ 3   
     If the condition R=1 is satisfied 
     do R=2 
     calculate correction=C×2 1  (whole number value) 
     If the condition S n  ≧S 2  is not satisfied, 
     Test R=1 
     If the condition is satisfied, jump to &#34;algorithm calculation&#34; 
     If the condition is satisfied 
     Test whether C=0 
     If the condition C=0 is satisfied, jump to &#34;algorithm calculation&#34; 
     If the condition C=0 is not satisfied, do C=C-1 
     &#34;Algorithm calculation&#34; 
     do Algp=S n  +correction 
     Referring now to FIG. 11 which is a logic sequence progressing from FIG. 10 and where the following phases of the procedure are illustrated: 
     test whether Algo≧D 1   
     If the condition is not satisfied jump to &#34;final temperization test T0&#34; (FIG. 11) 
     If the condition Algo≧D 1  is satisfied: 
     Activation of the first actuator A 1  ; 
     Initialization and beginning of time counting T0 
     test whether Algo≧D 2   
     If the condition is not satisfied jump to &#34;final temporization test T0&#34; 
     If the condition Algo≧D 2  is satisfied; 
     Activation of the second actuator A 2  ; 
     Initialization and beginning of time counting T0 
     test whether Algo≧D 3   
     If the condition Algo≧D 3  is not satisfied jump to &#34;final temporization test T0&#34; 
     If the condition Algo≧D 3  is satisfied: 
     Activation of the third actuator A 3  ; 
     Initialization and beginning of time counting T0. 
     FIG. 12 is a logic series progressing from FIG. 11 and illustrates the following phases: 
     &#34;final timing test T0&#34; 
     If the timing T0 is not terminated jump to &#34;Awaiting termination of timing T1&#34; 
     If the timing T0 is terminated, deactivation of the three actuators; 
     &#34;Awaiting termination of timing T1&#34; the system loops to this instruction as long as the timing T1 is not terminated. 
     Initiating a new timing phase T1. 
     jump to &#34;Leave loop&#34;, this constitutes the last instruction in the cycle. 
     Of course, the invention is not limited to the two embodiments described above. Thus provision can be made to release many actuators instead of a single actuator A 1 , A 2  or A 3  as a function of exceeding the threshold D 1 , D 2  or D 3 . More generally, the algorithm could be compared with one, two, or more than three thresholds and, in a similar manner, the exponential mean value S n  could be compared with more than two thresholds and consequently use more than three constants Δ 1 , Δ 2  and Δ 3  for calculating γp and more than one correcting term for calculating the algorithm. 
     Obviously, numerous modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that within the scope of the appended claims, the invention may be practiced otherwise than as specifically described herein.