Abstract:
A system and method of synchronizing data transfers between two processors having different bus transactions by providing a buffer for storing the data and a control logic for dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction. During a read operation, the requesting device is forced to wait for data availability before entering the data bus transaction. During a write operation, the data bus transaction is delayed by using a storage mechanism that effectively separates the address transaction from the data transaction. The present invention also provides direct memory access fly-by operations between an input/output device and a memory device. These operations are accomplished by isolating a secondary bus from the system bus and allowing the destination device to capture the requested data as soon as it is available on the system bus.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates generally to data transfers between two devices having different bus cycles and data accesses. More particularly, the invention relates to a bus interface logic system accommodating such a data transfer. 
     2. Description of the Related Art 
     Ordinarily, a computing system is made of at least one processor which is connected to one or more processors and/or to one or more peripheral devices. Often times, however, the different processors and the peripheral devices have dissimilar data transfer bus tenures due to different design requirements, techniques or architectures. (A data transfer bus tenure is the length of time it takes for a device to receive or transmit data on a bus.) When this occurs, unless the different processors and peripheral devices are synchronized such that data is transmitted/received only when a particular device is ready to receive/transmit the data, data transfers will not occur. 
     One such problem occurs with the IBM Reduced Instruction-Set Computer (RISC) Power Series 60X processors and the RISC PowerPC 400 series processors. 
     The IBM Power Series 60X are general purpose processors whereas the PowerPC 400 series processors are application oriented processors or embedded controllers. That is, the PowerPC 400 series processors are used for controlled applications such as office automation, consumer electronics, set-top boxes, or where ever the power and compactness of electronics are needed to automate and simplify tasks. The PowerPC 400 series processors offer unique functions that include glueless interface to random-access-memories (RAMs) and read-only-memories (ROMs). They also provide such features as direct memory access (DMA) channels, serial ports, interrupt controllers etc. 
     Thus, it is desirable to use the PowerPC 400 series processors in conjunction with the Power Series 60X processors. Unfortunately, however, the PowerPC 400 series transfers and receives data by entering an address and a bus transaction concurrently and the Power Series 60X processors transfers and receives data by first entering the address bus transaction and then the data bus transaction. Hence, the two processors are unable to transfer data to and from each other. 
     Therefore, there is a need in the art to provide a bus interface logic system which synchronizes data transfers between the Power Series 60X processors and the PowerPC 400 series processors or any two or more processors and/or their peripheral devices having dissimilar data transfer bus tenures. 
     SUMMARY OF THE INVENTION 
     The need in the art is addressed by the present invention. The present invention provides a system and method of synchronizing data transfers between two processors by providing a buffer for storing transferring data and a control logic for dividing a concurrent address and data bus transactions into an address bus transaction followed by a data bus transaction. The control logic also directs the data flow to the buffer. During a read operation, the requesting device is forced to wait for the availability of the data before entering the data bus transaction. During a write operation, the data bus transaction is delayed by using a buffer mechanism to effectively separate the address bus transaction from the data bus transaction. 
     In addition, the present invention provides direct memory access (DMA) fly-by operations between an input/output device and a memory device. These operations are accomplished by isolating a secondary bus from the system bus and allowing the destination device to capture the data as soon as it is available on the system bus. 
    
    
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a typical data processing system incorporating the present invention. 
     FIG. 2 is a detailed block diagram of the present invention. 
     FIG. 3 is a detailed block diagram of the invention when performing a DMA fly-by operation. 
     FIG. 4 depicts the various signals and their states in a read operation. 
     FIG. 5 depicts the various signals and their states in a write operation. 
     FIG. 6 depicts the various signals and their states in a DMA fly-by operation. 
    
    
     DESCRIPTION OF THE INVENTION 
     Referring to FIG. 1, a typical data processing system, generally labeled 30, is shown which may be used in conjunction with the present invention. Data processing system 30 includes a central processing unit (CPU) 10, such as one of the RISC Power Series 60X processors, which is interconnected to various other components by system bus 12. Certain RISC Power Series 60X processors may require a host bridge (not shown) to interface with bus 12. Read only memory (ROM) 16 is connected to CPU 10 via bus 12 and comprises the basic input/output system (BIOS) that controls the basic computer functions. Input/Output (I/O) devices such as Keyboard 24, track ball 32, mouse 26 and speaker 28 are all interconnected to bus 12 via user interface adapter 22. Display monitor 38 is connected to system bus 12 through display adapter 36 and printer 13 is connected to bus 12 through printer adapter 11. In this manner, a user is capable of inputting to the system through keyboard 24, track ball 32 or mouse 26 and receiving output from the system via speaker 28, display 38 and printer 13. Random access memory (RAM) 14 and I/O adapter 18 are also interconnected to system bus 12. I/O adapter 18 may be a Small Computer System Interface (SCSI) adapter that communicates with a disk storage device 20. 
     Data processing system 30 is connected to data processing system 40 through bus interface logic system 34. Data processing system 40 includes a CPU 15 and a bus 17. The CPU 15 is connected to the bus 17 which is further connected to the bus interface logic system 34. CPU 15 may be one of the RISC PowerPC 400 series processors. Although data processing system 40 is shown as having a CPU and a bus, it should be understood that, as in the data processing system 30, it may contain any number of interconnected devices. 
     In the configuration shown in FIG. 1, CPUs 10 and 15 process and transfer data to and from each other, the memory devices 16 and 14 and the I/O devices 13, 20, 24, 26, 28 and 32. Data to and from data processing system 30 is acquired over the bus 12. Likewise, data to and from CPU 15 is acquired over the bus 17. However, due to the dissimilarity in bus tenures of the two systems, data on the bus 12 is not readily transferrable onto the bus 17 without the aid of the bus interface logic system 34. For example, CPU 10 transmits and receives data by first entering an address bus transaction and later a data bus transaction. During the address bus transaction, an address is sent to a particular device with which the CPU 10 wishes to communicate or to CPU 10 from a requesting device. During the data bus transaction, the data is received or transmitted by the CPU 10. CPU 15, on the other hand, transmits and receives data by entering both the address and the data bus transactions simultaneously. Accordingly, the bus interface logic system 34 is used to provide the proper transaction arbitration to allow data transfers between data processing systems 30 and 40. Note that, in this configuration, transaction requests are usually initiated by the CPU 15. 
     CPU 15 also has an on-chip DMA subsystem, that includes storage mechanism and channels, to provide DMA operations between an I/O device and a memory device. These DMA operations may be handled in two fashions: a bus mastering fashion and a fly-by fashion. During a DMA bus mastering operation, the DMA subsystem reads from the I/O device and then generates a write operation to memory. Or, the DMA subsystem reads from memory, buffers the data read in its storage mechanism, and generates a cycle to write the data to the I/O device. 
     The DMA fly-by operations, which are write-to-memory and read-from-memory operations, are accomplished as described below. During a DMA write-to-memory fly-by operation, the DMA subsystem generates a cycle to read data from the I/O device. While the data read is on the bus, the DMA subsystem informs the memory device that a write cycle has started and that it should pull the data from the bus. During a DMA read-from-memory fly-by operation, the DMA subsystem generates a memory read cycle in which the memory device puts the data on the bus. While the data is on the bus, the DMA subsystem generates an I/O write cycle to instruct the I/O device that it should appropriate the data from the bus. Note that during both DMA fly-by operations the data never enters the DMA subsystem&#39;s storage mechanism. 
     As shown in FIG. 1, both the I/O device and the memory device are in a Power Series 60X environment whereas the DMA subsystem, being part of the CPU 15, operates in a PowerPC 400 series environment. Therefore, as in the normal operations described above, the bus interface logic system 34 is used to provide the synchronization of the two systems. 
     FIG. 2 illustrates a detailed block diagram of the bus interface logic system 34. The bus interface logic system 34 includes a control logic 44 and a buffer 42. Control logic 44 provides the signals necessary to interface and synchronize the transfer of data between bus 12 and bus 17. 
     Buffer 42 provides bidirectional transfer of data. Buffer 42 comprises bus transceiver circuits and registers with 3-state outputs: a logical &#34;zero&#34;, a logical &#34;one&#34; and a high impedance output. The high impedance output is used to isolate bus 12 from bus 17 when CPU 15 is operating in a DMA fly-by operation. The registers are made up of D-type flip flops. The buffer 42 has control circuitry arranged for multiplexing data directly from the input bus or from the internal registers. The buffer 42 also provides transparent latches on both the side of bus 12 and bus 17. (A transparent latch is a latch that passes output data when a control signal is in one state and holds the output data when the control signal is in the opposite state regardless of input data.) BDATA is data from data processing system 40 (i.e., data on bus 17) and ADATA is data from data processing system 30 (i.e., data on bus 12). Both ADATA and BDATA are 32-bit data. Clock 46 is used to provide the system clock signals. 
     When CPU 15 requests a read operation from CPU 10, it starts by sending a chip select (CSn) signal to control logic 44 to initiate the bus read tenure. Here, CSn is used to select the RAM/ROM or external I/O devices which are configured for bank register n inside the CPU 15, where n=0 to 7. CPU 15 also sends a read request over the R/W line as well as the address of the device from which data is to be read (in this case the address of CPU 10). The read request is also sent to buffer 42 to ensure that data is transferred from bus 12 to bus 17. In addition, CPU 15 sends a write byte enable (WBE&lt;3 . . . 0&gt;) signal to the control logic 44. The WBE&lt;3 . . . 0&gt; signal indicates the type of data transfer requested (i.e., one byte, one half-word or one word) by exhibiting the number of valid bytes in a four-byte data. 
     In turn, the control logic 44 provides a transfer start (TS) signal to CPU 10 while providing a ready signal (READY) &#34;low&#34; to CPU 15. The TS signal indicates to CPU 10 the beginning of a bus transaction while the READY &#34;low&#34; signal signifies that the data is not yet ready to be transmitted. The control logic 44 also sends a transfer size (TSIZE&lt;2 . . . 0&gt;) signal to CPU 10. The TSIZE&lt;2 . . . 0&gt;signal is a translation of the WBE&lt;3 . . 0&gt;signal sent by CPU 15 to the logic device 44. 
     When ADATA is available, CPU 10 places it on the bus 12 and asserts the transfer acknowledge (TA) signal provided to both buffer 42 and control logic 44. The TA signal is used by the buffer to latch the transmitted data from bus 12 to the internal latches of buffer 42. As soon as the TA signal is detected by control logic 44, the READY signal is driven to logical &#34;one&#34; indicating that the data will be ready at the next clock cycle. The control logic 44 also keeps the select A-to-B (SAB) signal at logical &#34;one&#34; to transfer the stored data onto bus 17. 
     Therefore, during a read operation, the bus interface logic system 34 effectively splits up the read bus transaction of CPU 15 into two bus transactions (i.e., an address bus transaction and a data bus transaction). The system enters the address bus transaction as soon as the address signal is sent to CPU 10. The data bus transaction is entered with the assertion of the READY signal. Thus, the CPU 15 is forced to wait until the data becomes available from CPU 10 before entering the data bus transaction. Consequently, the read tenure of CPU 15 is lengthened to compensate for the delay in the availability of the data from CPU 10. 
     In a write operation, CPU 15 starts by sending a CSn signal to control logic 44 to mark the beginning of the bus write transaction. The processor also sends an ADDR signal to CPU 10 and a write request to both CPU 10 and buffer 42. In this case, the write request to buffer 42 indicates the data is to be transferred from bus 17 to bus 12. The control logic 44 then provides a TS signal to CPU 10 to indicate the beginning of the bus transaction. 
     Upon requesting the write operation, the CPU 15 places the data onto bus 17. The control logic 44 drives the SAB and output enable (OE) signals to logical &#34;zero&#34; to allow for real time data transfer from bus 17 to bus 12. The control logic also drives the READY signal to logical &#34;zero&#34; to indicate that CPU 10 is not yet ready to receive the data. When ready, CPU 10 samples the data by asserting TA. 
     Thus, as in the read bus tenure, the write bus tenure is divided into an address and a data bus transaction. Here then, the address bus tenure occurs as soon as the address is sent to CPU 10. In this case, however, the FIFO buffer is used to delay the availability of the data from CPU 15 to CPU 10 to effectively separate the data bus transaction from the address bus transaction. 
     As shown in FIG. 3, a number of different signals are involved in the DMA fly-by operations. For instance, when display adapter 36, on behalf of display monitor 38, requests a DMA fly-by read-from-memory operation from RAM 14, it starts by sending a direct memory access request (DMAR&lt;3 . . . 0&gt;) signal to CPU 15. Note that the channel over which the direct memory access is to occur is specified in the DMAR&lt;3 . . . 0&gt; signal. The CPU 15 honors the request by placing a valid row address (RAS&lt;0 . . . 3&gt;) and column address (CAS&lt;0 . . . 3&gt;) signals on the address bus. The CPU 15 also provides a DMA acknowledge (DMAA&lt;3 . . . 0&gt;) signal to control logic 44 and to display adapter 36. Upon receiving this signal, control logic 44 tri-states bus 17 by driving the OE signal to logical &#34;one&#34;. This isolates bus 17 from bus 12 on which the DMA fly-by read transaction between RAM 14 and display adapter 36 is taking place. Once the requested data is available on bus 12, the display adapter 36 captures it from the bus and provides it to monitor 38. Note that in a DMA write-to-memory fly-by operation, the same sequence of signals occurs, except that the data is placed on the bus 12 by the display adapter 36 and is captured by the RAM 14 once available. 
     FIG. 4 depicts the various signals and their states when CPU 15 requests a read operation. Signal sysclk is the system clock signal and the intervals are clock cycles. At clock cycle 1, the read request has not been initiated and the system is in idle state (i.e., the state it was after performing its last operation). At the beginning of clock cycle 2, signal CSn is transitioned from a logical &#34;one&#34; to a logical &#34;zero&#34;. The R/W and ADDR signals are transitioned appropriately. That is, if the last operation was a write operation, then signal R/W will be &#34;low&#34; during clock cycle 1. Hence, signal R/W will have to be driven to a logical &#34;one&#34; at the beginning of clock cycle 2 to indicate a read operation (in this case, a logical &#34;one&#34; or &#34;high&#34; signal signifies a read operation whereas a logical &#34;zero&#34; or &#34;low&#34; signal indicates a write operation). If, on the other hand, the last operation was a read operation, then the R/W signal will already be in a logical &#34;one&#34; state during clock cycle 1 and nothing further needs be done. 
     The ADDR signal will be driven to either a logical &#34;one&#34; or a logical &#34;zero&#34; depending on which device is being addressed. For simplicity purposes, the ADDR signal is shown as being one signal transitioning either to a logical &#34;one&#34; or a logical &#34;zero&#34;, however, it should be noted that it may be a plurality of signals whereby each one goes either to a logical &#34;one&#34; or to a logical &#34;zero&#34; to form the particular address of the device selected. The TS signal is driven &#34;low&#34;. Note that, although BDATA may be active, this data is not valid. 
     At the beginning of clock cycle 3, both the TS and SAB signals are driven to a logical &#34;one&#34;. Clock cycle 4 is a wait cycle. That is, nothing happens during clock cycle 4 while the system awaits the availability of ADATA. Although the wait cycle is depicted as one clock cycle, it should be understood that depending on the readiness of the target device, it may be longer than one cycle. 
     During clock cycle 5, signal TA goes &#34;low&#34; indicating that ADATA is now available. ADATA then begins to be transmitted to buffer 42 at clock cycle 6, the READY signal goes &#34;high&#34; indicating to CPU 15 that the requested data is available. TA and ADATA return to their original states and valid BDATA begins to be transmitted. During clock cycle 7, CSn and READY go back to their original states whereas ADDR, R/W and SAB go back to their original states during clock cycle 8. Since CSn indicates the beginning and the end of the bus transaction, BDATA stops being valid when CSn transitions back to logical &#34;one&#34;. At clock cycle 9, the system returns to its idle state. 
     As shown in FIG. 5, the various signals undergo similar transitions during a write operation. For example, during clock cycle 2, ADDR will either be driven to a logical &#34;one&#34; or a logical &#34;zero&#34; depending on the address of the device selected. R/W will either go &#34;low&#34; or stay &#34;low&#34; depending on its previous state. CS and TS will go &#34;low&#34;. Due to real time data transfer of a write operation, both ADATA and BDATA will be valid. At clock cycle 3, TS returns to its original state. Just as in the read cycle, clock cycle 4 is a wait cycle. During clock cycle 5, TA is transitioned to a logical &#34;zero&#34;. Both TA and READY change their states during clock cycle 6 and at clock cycle 7, CS, READY, R/W and ADDR return to their original states. ADATA and BDATA stop being valid. 
     FIG. 6 depicts the various signals and their states in a DMA fly-by operation. At clock cycle 1, the DMA request is received (DMAR&lt;3 . . . 0&gt; goes &#34;low&#34;). During clock cycle 2, nothing happens. At clock cycle 3, the row and column addresses are selected by asserting RAS&lt;0 . . . 3&gt;and CAS&lt;0 . . . 3&gt;. A number of events occur during clock cycle 4. DMAA&lt;3 . . . 0&gt;transitions to logical &#34;zero&#34; to acknowledge the request. R/W will either stay at logical &#34;zero&#34; or transition to logical &#34;one&#34; depending on whether it is a read or a write request and DMAR&lt;3 . . . 0&gt;will be driven to logical &#34;one&#34;. The row address will be put on the address line and OE will go &#34;high&#34; to isolate CPU 15. Then, the RAS&lt;0 . . . 3&gt; signal is transitioned to logical &#34;zero&#34;. 
     During clock cycle 5, the column address is put on the address line, ADATA becomes valid and CAS&lt;0 . . . 3&gt; is driven to logical &#34;zero&#34;. At clock cycle 6, DMAA&lt;3 . . . 0&gt;returns to logical &#34;one&#34; thus ending the acknowledgement. During clock cycle 7, both the RAS&lt;0 . . . 3&gt; and the CAS&lt;0 . . . 3&gt; signals return to logical &#34;one&#34; and ADATA stops being valid. At clock cycle 8, the R/W signal returns to its original state and the OE, RAS&lt;0 . . . 3&gt; and CAS&lt;0 . . . 3&gt; signals go back to being a logical &#34;zero&#34;. The system returns to its idle state during clock cycle 9. 
     While the invention has been particularly shown and described with reference to the preferred embodiment thereof, it will be understood by those skilled in the art that changes in form and details may be made therein without departing from the spirit and scope of the invention.