Abstract:
A digital communication system, in which digital information is represented by a quaternary information symbol (11, 01, 00, 10) and the double step phase shift, each step represented by (π/4, 3π/4, 5π/4, 7π/4), is performed per 1/2 time slot in correspondence to each information symbol, so that the number of phase shift per unit time in the case of the identical transmission rate can be decreased to 1/2, as compared with a Δθ/2-DSK system, and expansion of the bandwidth can be decreased to 1/2.

Description:
BACKGROUND OF THE INVENTION 
     1. Field of the Invention 
     The present invention relates to a digital communication system. More particularly, it relates to a digital communication system employed in mobile radio communication which is immune from multipath interference. 
     2. Description of the Prior Art 
     The inventors proposed &#34;A MODULATION TECHNIQUE SUFFERING FROM LESS TIMING FLUCTUATION OF EYE PATTERNS IN MULTIPATH FADING&#34;, in a technical meeting sponsored by the Institute of Electronics and Communication Engineers in Japan held in Aug. 30, 1984. This article describes a DSK (Double Phase Shift Keying) of a type in which a phase is shifted every half time slot by π/2. However, an amount of phase-shift is not limited to π/2, but any amount Δθ/2 may be taken, which is referred to as &#34;Δθ/2-DSK&#34;. 
     FIG. 1 is a diagram for explaining a Δθ/2-DSK signal, FIG. 2 is a diagram showing a T/2 (T: 1 time slot) differential detector, FIG. 3 is a diagram showing the relation between a D wave and a U wave, and FIG. 4 is a diagram showing demodulation outputs in sections b and d and a section c in the Δθ/2-DSK signal. 
     The Δθ/2-DSK signal shown in FIG. 1 is such that the phase of a carrier wave is shifted by +Δθ/2 during a period of T/2 in the first half of a time slot and further by Δθ/2 during a period of T/2 in the second half thereof clockwise or counterclockwise, in correspondence to a digital binary information symbol. In order to demodulate an original binary information data from the Δθ/2-DSK signal shown in FIG. 1, a T/2 delay circuit shown in FIG. 2 is employed. In FIG. 2, the Δθ/2-DSK signal is applied to an input terminal 1, and the Δθ/2-DSK signal is applied to a T/2 delay circuit 3a and a multiplier 2. A output of the multiplier 2 is outputted through a low pass filter 4 to an output terminal 5. 
     Referring now to FIGS. 1 and 2, description is made on operation of a demodulator. The Δθ/2-DSK signal is such that the phase of the carrier wave is shifted by +Δθ/2 during a period of T/2 in the first half and further by +Δθ/2 during a period of T/2 in the second half with respect to a binary information symbol &#34;1&#34;, while the phase of the carrier wave is shifted by -Δθ/2 during a period of T/2 in the first half and further by -Δθ/2 during a period of T/2 in the second half with respect to a bianry information symbol &#34;0&#34;. 
     Description is now made on operation of multipath reception which presents a problem in mobile radio. Assuming that τ is an arrival time difference between the D wave and the U wave which are the Δθ/2-DSK signals having the identical content and received through two routes having different propagation path lengths, the relation is shown in FIG. 3. Even when the D wave and the U wave are out-of-phase and cancel with each other in sections b and d, the phase difference between the D and U waves in the section c is Δθ/2 thus the resultant of the D and U waves is not canceled. 
     When a combined wave of the D wave and the U wave having such a relation is demodulated in the T/2 differential detector shown in FIG. 2, a demodulation output e(t) is represented by the following expressions: ##EQU1## where cos Δθ/2 is referred to as the amplitude coefficient, ρ represents the relative amplitude ratio of the U wave to the D wave and φ represents the carrier phase difference between the D wave and the U wave. The relation is illustrated in FIG. 4. 
     As seen from FIG. 4, in the Δθ/2-DSK signal, the demodulation outputs in the sections b and d and in the section c are in compensating relation with respect to the change of the carrier phase difference φ, so that one is decreased while the other is increased. 
     More specifically, in a simple BPSK (Binary Phase Shift Keying) signal, when the phase difference φ between the D wave and the U wave approaches to π(rad), the demodulation output is reduced so that a bit error occurs, while in the Δθ/2-DSK signal, even if the phase difference φ takes on π(rad), the demodulation signal does not drop. As a result, the bit error rate is extremely reduced. 
     Since the Δθ/2-DSK signal is constructed as described above, the bit error rate is remarkably improved, as compared with the BPSK signal. However, since the phase is shifted per 1/2 time slot, the bandwidth of a signal expands, which has presented a problem especially in application to a communication system in which the bandwidth of transmission media must be strictly limited. 
     SUMMARY OF THE INVENTION 
     Therefore, a primary object of the present invention is to provide a digital communication system in which expansion of the bandwidth at the identical transmission rate can be controlled at a low level. 
     Briefly stated, the present invention is concerned with a digital communication system employing a signal which shifts the carrier phase in correspondence to a digital information symbol, where the digital information symbol is multi-valued and the corresponding phase shift is performed in double steps per time slot in correspondence to each multi-valued information symbol. 
     Therefore, in accordance with the present invention, if the digital information is multi-valued to m-ary symbol where m=2 n  (N: integer), the phase shift per unit time in the case of the identical transmission rate can be decreased to 1/n, as compared with a Δθ/2-DSK system, so that expansion of the bandwidth can be decreased to 1/n. 
     According to a preferred embodiment of the present invention, the multi-valued information symbol is a quaternary information symbol (11, 01, 00, 10) and the phase shift per 1/2 time slot corresponding to the quaternary information symbol is represented by (π/4, (3/4)π, (5/4)π, (7/4)π). 
    
    
     These objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings. 
     BRIEF DESCRIPTION OF THE DRAWINGS 
     FIG. 1 is a diagram for explaining a Δθ/2-DSK signal; 
     FIG. 2 is a block diagram showing a T/2 differential detector; 
     FIG. 3 is a diagram showing the relation between a D wave and an U wave; 
     FIG. 4 is a diagram showing demodulation outputs in sections b and d and a section c of the Δθ/2-DSK signal; 
     FIGS. 5A and 5B are diagrams for explaining a quaternary DSK signal according to an embodiment of the present invention; 
     FIG. 6 is a schematic block diagram showing an example of a quaternary DSK signal generator for generating the quaternary DSK signal; and 
     FIG. 7 is a schematic block diagram showing a structure of a T/2 delay circuit for demodulating a multi-valued DSK signal. 
    
    
     DESCRIPTION OF THE PREFERRED EMBODIMENTS 
     FIG. 5 is a diagram for explaining a quaternary DSK signal employed in an embodiment of the present invention, and FIG. 6 is a schematic block diagram showing an example of a quaternary DSK signal generator for generating the quaternary DSK signal. 
     Referring now to FIG. 6, description is made on a structure of the quaternary DSK signal generator. A carrier wave signal generator 11 generates a carrier wave signal, the carrier wave signal being applied to an I·Q modulator 12. The I·Q modulator 12 comprises a π/2 phase shifter 121, an I CH  switching circuit 122 and a Q CH  switching circuit 123. The π/2 phase shifter 121 shifts, by π/2 rad, the phase of a carrier wave applied from the carrier wave signal generator 11. The I CH  switching circuit 122 switches an I CH  carrier wave into the phase 0, the phase π or the amplitude 0 in correspondence to an I CH  modulating signal applied through a terminal P 21 . The Q CH  switching circuit 123 switches a Q CH  carrier wave into the phase 0, the phase π or the amplitude 0 in correspondence to a Q CH  modulating signal applied through a terminal P 22 . 
     As an example, the I CH  switching circuit 122 and the Q CH  switching circuit 123 comprise a double-balanced modulator, in which the I CH  carrier wave is controlled such that it is the phase 0 at +1, the phase π at -1 and the amplitude 0 at 0. 
     The quaternary DSK signal generator further comprises a modulating signal generator 13. The modulating signal generator 13 comprises an address generator 131, a RAM 132, an I CH  driver 133 and a Q CH  driver 134. The address generator 131 generates an addressing signal showing how the I CH  switching circuit 122 and the Q CH  switching circuit 123 are to be controlled, in response to a quaternary information signal applied through a terminal P 10  and based on the control state of the above described I CH  switching circuit 122 and the Q CH  switching circuit 123 corresponding to the preceding quaternary information signals. The RAM 132 is addressed by the addressing signal generated in the address generator 131. Instructions stored in advance in the RAM 132 are read out in response to the addressing signal applied from the address generator. The I CH  driver 133 and the Q CH  driver 134 convert the instructions read out from the RAM 132 in the form of control signals required for the above described I CH  switching circuit 122 and the Q CH  switching circuit 123. 
     Description is now made on operation. According to an embodiment of the present invention, the amount of phase shift per 1/2 time slot corresponding to each quaternary information symbol is selected as shown in FIG. 5B and the phase shift of the carrier wave corresponding to a quaternary information signal (11, 10, 01, 10, 00, 11) shown in FIG. 5A(a) is shown in FIG. 5A(b). 
     Such a signal is generated by forming orthogonal signals (the I CH  carrier wave and the Q CH  carrier wave) in the following manner. More specifically, in FIG. 5B, if a quaternary information symbol &#34;11&#34; is inputted when the I CH  carrier wave is the phase 0 and the Q CH  carrier wave is the amplitude 0, the carrier wave is controlled such that the I CH  carrier wave remains in the phase 0 and the Q CH  carrier wave changes from the amplitude 0 to the phase 0 in the first period of 1/2 time slot, and the I CH  carrier wave changes from the phase 0 to the amplitude 0 and the Q CH  carrier wave remains in the phase 0 in the second period of 1/2 time slot. The I CH  carrier wave and the Q CH  carrier wave thus obtained are combined. In FIG. 5B, if the quaternary information symbol &#34;11&#34; is inputted when the I CH  carrier wave is the amplitude 0 and the Q CH  carrier wave is the phase 0, the carrier wave is controlled such that the I CH  carrier wave changes from the amplitude 0 to the phase π and Q CH  carrier wave remains in the amplitude 0 in the first period of 1/2 time slot, and the I CH  carrier wave remains in the phase π and the Q CH  carrier wave changes from the phase π to the amplitude 0 in the second period of 1/2 time slot. 
     Thus, it is temporarily determined whether the I CH  carrier wave and the Q CH  carrier wave corresponding to the quaternary information symbols in the preceding adjacent time slots are the phase π or the amplitude 0, and how the phases of the I CH  carrier wave and the Q CH  carrier wave in the present time slot are to be changed by the quaternary information symbol of the present time slot. 
     More specifically, the carrier wave signal generated from the carrier wave signal generator 11 is applied to the I CH  switching circuit 122, and the Q CH  switching circuit 123 with the phase shifted, by π/2 rad, by the π/2 phase shifter 121. On the other hand, the RAM 132 is addressed by the addressing signal from the address generator 131, so that the instructions for controlling the I CH  switching circuit 122 and the Q CH  switching circuit 123 are read out from the RAM 132. The I CH  driver 133 and the Q CH  driver 134 control the I CH  switching circuit 122 and the Q CH  switching circuit 123 in response to the instructions. 
     More specifically, the address generator 131 generates the addressing signal in response to the quaternary information symbol in the present time slot and signals from the I CH  driver 133 and the Q CH  driver 134 in the preceding time slots, so that a memory cell in the RAM 132 corresponding to the addressing signal is addressed. The RAM 132 stores in advance the quaternary information symbol in the present time slot and signals to be generated from the I CH  driver 133 and the Q CH  driver 134 in response to the I CH  carrier wave and the Q CH  carrier wave in the preceding time slots. The RAM 132 outputs the signals based on the instructions and applies the same to the I CH  driver 133 and the Q CH  driver 134. The I CH  driver 133 controls the I CH  switching circuit 122 and the Q CH  driver 134 controls the Q CH  switching circuit 123, so that the predetermined I CH  carrier wave and Q CH  carrier wave are obtained. 
     FIG. 7 is a schematic block diagram showing an example of a T/2 delay circuit for demodulating a multi-valued DSK signal generated. In FIG. 7, the multi-valued DSK signal inputted to an input terminal 1 is applied to a T/2 delay circuit 3b, a multiplier 2a for I CH  and a multiplier 2b for Q CH . The T/2 delay circuit 3b delays, by T/2, the multi-valued DSK signal, the output of the T/2 delay circuit 3b being applied to a first phase shifter 3c and a second phase shifter 3d. The second phase shifter 3d applies the amount of phase shift which is larger, by π/2 rad, than that of the first phase shifter 3c. The multiplier 2a for I CH  multiplies the output of the T/2 delay circuit 3b by the multi-valued DSK signal, the product being outputted to an output terminal 5a through a low pass filter 4a as the I CH  carrier wave. On the other hand, the multiplier 2b for Q CH  multiplies the output of the second phase shifter 3d by the multi-valued DSK signal, the product being outputted to an output terminal 5b through the low pass filter 4b as the Q CH  carrier wave. 
     The first phase shifter 3c and the second phase shifter 3d are adjusted such that the phase difference between signals outputted from the T/2 delay circuits 3b in the I CH  multiplier 2a and the Q CH  multiplier 2b is π/2 rad, resulting in the respective operations of the multipliers 2a and 2b having orthogonal relation. As is thus constructed, the upper half and the lower half of the circuit shown in FIG. 7 constitute the T/2 differential detectors, respectively, which are responsive to signals out of phase by π/2 rad in operation thereof. 
     Description is now made on operation of the circuit shown in FIG. 7. A signal obtained in the upper half of the circuit shown in FIG. 7 corresponds to an input signal which is delayed, by π/2 rad, from a signal obtained in the lower half. Thus, the signal obtained in the upper half corresponds to a signal of an I axis shown in FIG. 5B and the signal obtained in the lower half corresponds to a signal of the Q axis shown in FIG. 5B. As a result, the quaternary information symbol is obtained from change in the I CH  carrier wave and the Q CH  carrier wave in the first half and the second half of a time slot. 
     Although only an embodiment corresponding to the quaternary information symbol is described, according to the present invention, multi-valued (more than quaternary) information symbol can be used. 
     As described in the foregoing, since in the digital communication system according to the present invention, the digital information is represented by the multi-valued information symbol and the phase shift corresponding to each multi-valued information symbol is performed two times per 1/2 time slot in correspondence to each multi-valued information symbol, the effect of a DSK communication system can be obtained while controlling expansion of the bandwidth. 
     Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.