PROLITH X3.1 enables researchers at leading-edge chipmakers , consortia and equipment makers to quickly and cost-effectively troubleshoot challenging issues in EUV and double patterning lithography ( DPL ) processes , including line edge roughness ( LER ) and patterning issues associated with wafer topography .