deactivate creation of annotated vhdl and verilog files during optimization