Testbenches: Change multicore tile setup

The RTL testbenches are now configured via a parameter and we don't
need an extra simulation for this.
RTL: Cleanup interrupt wiring