Add Verilog checker using Verilator

Support for syntax checking of Verilog code using Verilator, a free Verilog HDL
simulator.  Two test cases are included, one for error messages and another for
warnings.
Merge pull request #296 from dholm/checker/verilog-verilator

Add Verilog checker using Verilator