Finished coding verilog module, time to test