Apparently the Verilog file has to be named Timercontroller.v