Cleaning up: ignore Verilog tool files
Verilog 0764: cleaned up the simulation counter output (decimal format).
Verilog 0764, hw3, about done