Fix Verilog backend regression introduced in f6bee8a4d930b613262addac8af91ed57ab1c329