Flat system level synthesis run with HVT/RVT/LVT used as target library.
no clock gating enabled
sysclk wns -0.08ns with clk period 1.25ns, clk uncertainty 0.25ns, max_trans 0.25ns