try moving fastram CPU side to pixelclock with a latch.
(fastram wait state left in for now so that behaviour of this
construct can be tested without being confounded by any bugs that
might be tickled by removing the wait state.)
add ramlatch64 to build.
add 2nd layer of synchronisation to try to fix writing glitches.
identifed C65 DOS track format routine.