Added a Verilog DSL.