Added Verilog support for "`default_nettype none"