VRAM logic added. Preliminary test code (in C) written, but non-functioning.

I may need to write test code for VRAM in assembly. Also, the FPGA logic
and timing may not be correct.