My Under- Graduate Project (Verilog implementation)