True Random Number Generator core implemented in Verilog.