[TASK] Remove pulse reset from DDR3 soft reset pin
[TASK] Replace FPGA reset logic with AND gate.

- Remove all reset related logic and files from project