Update and rename Test file to Base Verilog File