A Pipeline CPU that takes a set of instructions and executes tasks based off those instructions using the Altera DE2 Board and Verilog Hardware Description Language. I implemented a three stage Harvard architecture in Altera Quartus II and Altera Quartus Simulator.