Tidy.
Logical operation tests
Add dilatch; vdilatch is just too dodgy.
Remove the PC Q outputs; just use the buffered P output.
Use dilatch not vdilatch.
Change vdflipflop to dflipflop.
Rename vdflipflop to dflipflop.