add script to produce verilog for multiple designs
Merge branch 'master' of github.com:dt27182/simple-hdl-testbench