Python scripts to generate verilog design and testbench for CRC bits in combinational logic.